Authors | Subhramita Basak, Anindya Jana , Subir Kumar Sarkar |
Affiliations | Department of Electronics and Telecommunication Engineering Jadavpur University, Kolkata-700032, India |
Е-mail | |
Issue | Volume 5, Year 2013, Number 4 |
Dates | Received 25 October 2013; published online 31 January 2014 |
Citation | Subhramita Basak, Anindya Jana, Subir Kumar Sarkar, J. Nano- Electron. Phys. 5 No 4, 04062 (2013) |
DOI | |
PACS Number(s) | 85.30.Tv, 85.35. – p |
Keywords | Arithmetic logic unit, Bulk MOS technology, Silicon-on-insulator (SOI) technology, Silicon-on-nothing (SON) technology. |
Annotation | This paper shows an overall performance comparative analysis in terms of Average Power Consumption, Average Delay and Power-Delay Product for an 8 bit Arithmetic Logic Unit (ALU) using bulk MOS, Silicon-on-Insulator (SOI) and Silicon-on-Nothing (SON) technology. The entire design is done in 32nm technology for all the three cases (Bulk, SOI & SON) and then compared. The comparisons have been carried out with the help of the simulation runs on Synopsys HSpice tool, and that clearly indicates, for lower Supply Voltages (Vdd), SOI / SON technology provides a significant reduction in Average Power Consumption, Average Delay and Power-Delay Product compared to that of Bulk MOS technology. |
List of References |