Authors | Divya , Neha Goel , Renu Rani , Hashmat Usmani |
Affiliations |
Department of Electronics and Communication Engineering, Raj Kumar Goel Institute of Technology, Ghaziabad, India |
Е-mail | divyaa.dutt13@gmail.com |
Issue | Volume 17, Year 2025, Number 2 |
Dates | Received 12 January 2025; revised manuscript received 22 April 2025; published online 28 April 2025 |
Citation | Divya, Neha Goel, Renu Rani, Hashmat Usmani, J. Nano- Electron. Phys. 17 No 2, 02007 (2025) |
DOI | https://doi.org/10.21272/jnep.17(2).02007 |
PACS Number(s) | 85.40._e |
Keywords | Sense amplifier, Level restoration, Sleep transistor, Delay (2) , Current (47) , Monte Сarlo analysis. |
Annotation |
Sense amplifiers (SA) are essential in the peripheral circuitry of Static Random Access Memory (SRAM). They enhance operational speed, minimize power consumption, and reduce access time. This paper introduces a modified and enhanced Dual Switch Level Restoration Voltage-mode Sense Amplifier (DSLR-VMSA). An operational voltage of 1.8 V and a 32 nm technology node were used to simulate the design. Comparative analysis with established sense amplifier topologies on parameters such as power consumption, energy efficiency, delay, and current characteristics reveals DSLRA-SA's superior performance. Notably, this improved circuit achieves a power consumption of 6.7 uW, half that of the conventional Cross-Coupled Voltage Latch Sense Amplifier (CCVLSA). Energy and delay metrics also exhibit marked improvements. The study includes in-depth analyses such as Dimensional, Monte Carlo, and Temperature analyses, as well as evaluations on the impact of sleep transistors, to validate the enhanced SA's performance. Incorporating sleep transistors in the modified design further reduces power, delay, and energy consumption, significantly enhancing overall performance. The results underscore the suitability and superiority of the improved SA, particularly for low-power CMOS SRAM applications. |
List of References |