



REGULAR ARTICLE

Characterization and Optimization of Si<sub>0.75</sub>Ge<sub>0.25</sub>-FinFETs Based on Operating Temperature and Gate Length

Yousif Atalla<sup>1</sup>, Mohamad Hafiz Mamat<sup>1</sup>, Yasir Hashim<sup>2,\*</sup>

<sup>1</sup> NANO-ElecTronic Centre (NET), School of Electrical Engineering, College of Engineering, Universiti Teknologi MARA, 40450, Shah Alam, Selangor, Malaysia

<sup>2</sup> Department of Electrical Engineering and Computer Science, A'Sharqiyah University, Ibra, Oman

(Received 14 February 2025; revised manuscript received 10 April 2025; published online 28 April 2025)

This study focuses on the effect of temperature on the sensitivity of Metal-Oxide Semiconductor (MOS) transistors and FinFET devices using a Si<sub>0.75</sub>Ge<sub>0.25</sub> heterostructure, through the analysis of current-voltage (*I-V*) characteristics under different thermal conditions. To investigate the mode coupling within MOS transistors by analyzing the performance of FinFET transistors under a range of different thermal conditions and gate lengths ( $L_g = 10, 20, \text{ and } 30$  nanometers). The results showed that FinFET transistors achieve the highest thermal sensitivity when the largest change in current ( $\Delta I$ ) occurs within the voltage range of 0 to 1 volt ( $V_{DD}$ ), reflecting high efficiency in responding to thermal changes. It was also found that reducing the channel length leads to a significant increase in thermal sensitivity, especially in the length range of 10 to 20 nanometers. The optimal channel length was determined to be 10 nanometers to achieve superior thermal performance, serving as a benchmark for designing FinFET transistors that require high thermal efficiency and stability across various applications. The study included a wide range of temperatures, providing an enhanced understanding of the design.

**Keywords:** SiGe-FinFET, Temperature, Sensitivity, MuGFET, Nano-sensor.

DOI: [10.21272/jnep.17\(2\).02011](https://doi.org/10.21272/jnep.17(2).02011)

PACS numbers: 62.23.Hj, 87.85.Dh

1. INTRODUCTION

In semiconductor technology, the Fin Field-Effect Transistor, or FinFET, is a noteworthy breakthrough. It is one of its design aspects that it has a presence of fins. A large amount of interest has been created within the business sector because of this finding, with sensors and switching devices constituting only a small portion of the countless possible uses [1-5]. However, FinFET technology continues to confront considerable obstacles, notably in theoretical modelling and manufacturing techniques, demanding increased research and development to improve efficiency and adaptability. One of the most common uses for this technology is integrated temperature sensors, Nanowire transistors are commonly used to reliably monitor temperature by analyzing the current-voltage characteristics under various thermal circumstances. Moreover, bipolar transistors can be adapted to function as diodes used for measuring temperatures with extreme precision.

As conventional MOSFETs contract closer to their functional limitations, the advancement of field-effect transistor (FET) technology has developed increasingly significantly. Despite MOSFETs' significant impact on the electronics industry, research into nanoscale FET designs is essential to achieving new levels of efficiency and performance. Such an inquiry is critical for moving research forward, enhancing manufacturing methods, and realizing the full promise of these cutting-edge technolo-

gies. FinFETs stand out among other FET designs because of their obvious benefits over conventional bulk silicon devices in circuit applications [11]. At temperatures ranging from 275 to 300 degrees Celsius, it has been shown that the Silicon-On-Insulator (SOI) completely depletes, while partly depleted SOI may function successfully up to 225 degrees Celsius. On the other hand, bulk silicon devices can only operate at temperatures up to 200 °C. The heat resistance of FinFETs makes them an excellent choice for applications that need great performance. Moreover, it is essential to consider the reliability of integrated circuits (ICs) when subjected to high heat loads, especially in applications such as automotive systems located near engine blocks and oil drill bit sensors. These specifications highlight how important it is to continue advancing FET technology to enhance the reliability and performance of electronic devices in challenging environments. FinFETs successfully address the constraints of conventional planar transistors, resulting from progress in semiconductor technology [12].

FinFET technology reduces short-channel effects and is a sophisticated method for creating nanoscale semiconductor components. Nonetheless, it encounters obstacles, especially self-heating, which can adversely affect device efficiency. Manufacturers must meticulously assess the effects of temperature variations on device reliability and performance. The complex microstructure of integrated circuits poses additional difficulties in the numerical

\* Correspondence e-mail: [yasir.hashim@ieee.org](mailto:yasir.hashim@ieee.org)



simulation of FinFETs. Accurate electrothermal modeling is essential for producing intricate temperature profiles, regulating heat dissipation, and ensuring uniform temperature distribution.

The progression of FinFET technology has resulted in enhancements in semiconductor device efficacy. Preliminary assessments indicate minor discrepancies in thermal performance, implying that these models can attain significant precision in temperature predictions. The co-fabrication of gate dielectrics in FinFET manufacturing mitigates contamination and gate misalignment, thereby enhancing device performance through the utilization of conventional materials rather than standard CMOS technology. Nonetheless, the manufacturing process presents challenges, including the etching procedure, which may result in discrepancies in device dimensions relative to traditional SOI devices. Comprehending these constraints is essential for advancing FinFET technology and refining its utilization in contemporary electronics.

The article emphasizes FinFET technology as a crucial element in the progression of semiconductor devices, especially as they shrink to the nanoscale. The analysis covers different device configurations, emphasizing their advantages and drawbacks. Future electronics applications need an understanding of how various configurations might impact device performance and scalability, which is provided by the simulations used in the study. Reducing the implementation and manufacturing costs of FinFET devices is another goal of the paper, which aims to increase their accessibility [14]. The investigation also examines the effects of channel parameters and oxide thickness, width, and length on the electrical properties of FinFETs. This analysis may play a significant role in optimizing their performance. FinFETs are multi-gate transistor designs that increase channel control to increase efficiency even in the absence of physical gates [15, 16]. On the other hand, the study provides a comprehensive analysis of FinFET technology, focusing on its configurations, concerns regarding cost, and electrical characteristics. This technology has been instrumental in the advancement of semiconductor design.


**Table 1** – Advantages of FinFET

Parameters	Details
Power	<ul style="list-style-type: none"> <li>– FinFETs have high power efficiency, which allows for better integration.</li> <li>– In high-performance systems, early adopters reported energy savings of up to 150 %.</li> </ul>
Operating voltage	<ul style="list-style-type: none"> <li>– FinFETs low threshold voltage (<math>V_T</math>) allows them to operate well at lower voltage levels.</li> <li>– This reduces power loss and improves thermal management, making them ideal for portable and energy-intensive applications.</li> </ul>
Feature size	<ul style="list-style-type: none"> <li>– FinFET technology enables breaching the 20 nm barrier, which was previously thought to be the limit for planar devices.</li> <li>– This discovery allows for increased device density and improved performance, hence advancing semiconductor scaling.</li> </ul>

Static leakage current	<ul style="list-style-type: none"> <li>– Static leakage current is decreased by up to 90 %, considerably increasing energy efficiency in idle periods. This is especially helpful for systems that run on batteries, as leakage current is a big issue.</li> </ul>
Operating speed	<ul style="list-style-type: none"> <li>– FinFET variants are usually 30 % quicker than non-FinFET counterparts. Faster signal processing is ensured by reduced short-channel effects and enhanced electrostatic control over the channel.</li> </ul>

## 2. METHODOLOGY

The structure of the FinFET examined in this study is shown in Figure 1. To assess the features of the FinFET transistor, the MuGFET model was used. The output characteristic curves of the transistor were examined through various configurations and conditions. The impact of numerous parameters, including temperature and gate length, on the behavior of the tiny transistor were carefully investigated utilising simulation-derived I-V physical attributes. This was done with Purdue University's MuGFET simulation program [17], it enables exact modelling and analysis of field-effect transistors with nanoscale geometries.



**Fig. 1** – FinFET structure

PADRE and PROPHET, two powerful simulation tools integrated into MuGFET capabilities, were developed by Bell Laboratories. PADRE is a versatile device simulator designed for two- or three-dimensional devices with adaptable geometries, while PROPHET is an equation-based solver applicable to one, two, or three dimensions [17]. By producing typical FET output curves, these software tools provide researchers with important insights, particularly when the physics of FET operation is well represented. Independent responses to drift-diffusion models can be used to mimic transport dynamics by utilizing MuGFET [18]. Purdue University, one of the leading research universities in this field, developed and authorized the MuGFET nanoHUB. MuGFET tool is reliant on simulating Nanoscale Multi-gate-FET architectures (Nanowire and FinFET) utilizing drift-diffusion methods. Due to the high cost of nanodevices and the extensive body of research relying on simulation utilizing MuGFET, researchers used this technology to prevent losses in nanodevices [19-20].

To recreate the  $I_d-V_g$  properties of FinFETs at different temperatures, the following attributes were used in the MuGFET simulation: channel concentration

(*p*-type), channel width, drain length and source, drain concentration (*n*-type), and source. Oxide thickness and gate length. An illustration of the FinFET environment could be found in [21-22]. These parameters were carefully chosen to ensure precise FinFET behavior modelling, allowing a thorough examination of the device's electrical characteristics under various thermal conditions.

*I<sub>d</sub>*-*V<sub>g</sub>* characteristics of FinFET transistors were simulated at different temperatures (275, 300, 325, and 350 K) using specific parameters. These parameters included source and drain lengths of 5 nm, an equal distribution of N-type concentrations, an oxide layer thickness of 1 nm, and a channel diameter of 3 nm with a gate doping concentration of 10<sup>19</sup> cm<sup>-3</sup>. The optimal thermal sensitivity of the FinFET was determined in the operating voltage range of 0-1 V by identifying the maximum current change ( $\Delta I$ ). Moreover, increasing oxide thickness reduces the drain-induced barrier lowering (DIBL) and results in a proportional shift in the threshold voltage.

### 3. ARTICLE STRUCTURE AND THE CORRESPONDING STYLES

Figs. 2-4 show the variation in current (*I*) because of gate lengths (*L<sub>g</sub>*) of 10, 20, and 30 nm, with voltage increments of 0.1 V. Within the *V<sub>DD</sub>* range of 0 to 1 V, the results show a linear reduction in *V<sub>DD</sub>* with increasing temperature, with lower temperatures showing the most sensitivity (max  $\Delta I$ ). For *L<sub>g</sub>* values of 10 nm and 20 nm, respectively, Figures 4 (a) and (b) show the ideal temperature sensitivity coefficients at *V<sub>DD</sub>* = 0.9 V, whereas Figure 4 (c) shows the lowest sensitivity at *L<sub>g</sub>* = 30 nm for *V<sub>DD</sub>* = 1 V. These findings highlight that, as shown in Figures 4 (a) to (c), the transistor operates most favorably at a drain voltage (*V<sub>d</sub>*) of 0.9 V, which provides stability over the 325-350 K temperature range.

This behavior suggests that gate length and operating voltage have a significant influence on the thermal and electrical performance of the FinFETs and emphasizes the importance of modifying these characteristics for reliable device operation across a range of temperature settings.




Fig. 2 –  $\Delta I$ -*T* characteristics of FinFET (*W<sub>g</sub>* = 10 nm, *L<sub>g</sub>* = 10 nm)




Fig. 3 –  $\Delta I$ -*T* FinFET characteristics (*W<sub>g</sub>* = 10 nm, *L<sub>g</sub>* = 20 nm)




Fig. 4 – (c)  $\Delta I$ -*T* FinFET characteristics (*W<sub>g</sub>* = 10 nm, *L<sub>g</sub>* = 30 nm)

Figs. 5-7 show how various temperatures (275, 300, 325, and 350 K) affect the current variations ( $\Delta I$ ) of FinFET gates with varied widths (10 nm, 20 nm, and 30 nm) and variable power supply voltages. The results showed that the highest sensitivity ( $\Delta I$ ) occurs at *V<sub>DD</sub>* = 0.7 volts for the 10-nm gate, *V<sub>DD</sub>* = 0.9 volts for the 20-nm gate, and *V<sub>DD</sub>* = 1 volt for the 30-nm-gate. The study identified a substantial association between current fluctuations, temperature, and voltage conditions, demonstrating that  $\Delta I$  increases with higher temperature and *V<sub>DD</sub>* voltage. The results indicated that the ideal working voltage is 0.9 volts with a gate width (*W<sub>g</sub>*) of 10 nm for both 10-nm and 20-nm gates, enhancing stability and sensitivity under these parameters. These results emphasize the importance of optimizing gate design, such as gate length (*L<sub>g</sub>*), gate width (*W<sub>g</sub>*), and operating voltage (*V<sub>DD</sub>*), to improve the thermal and electrical properties of FinFETs, especially in applications that require long-term stability and high sensitivity over a wide temperature range.




Fig. 5 – FinFET characteristics ( $W_g = 10$  nm,  $L_g = 10$  nm)  $\Delta I-V_{DD}$




Fig. 6 – FinFET characteristics ( $W_g = 10$  nm,  $L_g = 20$  nm)  $\Delta I-V_{DD}$




Fig. 7 – FinFET characteristics ( $W_g = 10$  nm,  $L_g = 30$  nm)  $\Delta I-V_{DD}$

As seen in Figure 8 is the correlation between the optimal temperature sensitivity and the channel length ( $L_g$ ). Figs. 5-7 illustrates the appropriate ideal operating voltage ( $V_{DD}$ ) that results in the highest thermal sensitivity. The results demonstrate that the thermal sensitivity increases significantly up to  $L_g = 20$  nm, despite the very small range of channel lengths (10-30 nm). As the channel length grows beyond 20 nm, the relationship between thermal sensitivity and length diminishes linearly. This advancement highlights how important channel length is in modifying FinFETs' thermal performance. Up to 20 nm, the sensitivity sharply increases, indicating the ideal trade-off between device scalability and thermal response. Nevertheless, the sensitivity falls with increasing channel length. These findings offer crucial information for creating FinFETs with improved thermal sensitivity, especially when it comes to choosing the ideal channel length to maximize device capacity.




Fig. 8 – Based on the highest temperature sensitivity, the operating voltage  $V_{DD}$  was optimized using a range of channel lengths)

With  $L_g = 10$  nm and  $W_g = 10$  nm, the temperature profiles for important FinFET properties, such as sub-threshold swing (SS), threshold voltage ( $V_T$ ), and drain-induced barrier lowering (DIBL), are shown in Fig. 9 at temperatures of 275 K, 300 K, 325 K, and 350 K.

$V_T$  decreased linearly as the temperature increased, from 0.37 V at 275 K to 0.31 V at 350 K. Due to the impact of DIBL, the leakage current in the OFF-state increases because of the channel's potential barrier being lowered at the source.

The most departure from the optimal SS value of 69.5 mV/dec was seen at 350 K, when SS increased to 224.75 mV/dec, as opposed to 166.82 mV/dec at 275 K. It's interesting to see that SS got closer to the optimal value of 54.6 mV/dec at 350 K, suggesting better performance at higher temperatures.

DIBL increased exponentially with temperature, reaching 214.96 mV/V at 350 K from 191.19 mV/V at 275 K. This demonstrates how temperature significantly affects the FinFET's OFF-state leaking behavior. The research shows that the ideal transistor size for  $L_g$  values of 10 nm and 20 nm is at 350 K. Furthermore, the results show that: hyperbolic rise in  $V_T$  with increasing oxide



thickness, and DIBL exhibits exponential growth with increasing temperature. As temperature rises, SS increases linearly.

These discoveries offer important information on how to optimize the design parameters of FinFETs for improved performance in a range of temperature settings.




Fig. 9 –  $V_T$ , SS and DIBL at  $W_g = 10$  nm,  $L_g = 10$  nm

Fig. 10 illustrates the behavior of  $V_T$ , SS, and DIBL for a FinFET at temperatures of 275 K, 300 K, 325 K, and 350 K, with a gate length ( $L_g$ ) of 20 nm and  $W_g$  of 10 nm. As the temperature rises from 275 K to 350 K, these parameters exhibit a linear decrease. Specifically, SS ranges from 93.65 to 120.92 mV/dec, DIBL from 25.1 to 36 mV/V, and  $V_T$  from 0.56 to 0.52 V. The greatest deviation from the ideal SS value of 54.6 mV/dec occurs at 350 K, where SS exceeds 93.65 mV/dec. The increasing temperature leads to higher SS, peaking at 120.92 mV/dec. Similarly, DIBL exhibits a rising trend with temperature.




Fig. 10 –  $V_T$ , SS and DIBL at  $W_g = 10$  nm,  $L_g = 20$  nm

Fig. 11 highlights the interplay between  $V_T$ , DIBL, and SS for  $L_g = 30$  nm and  $W_g = 10$  nm, demonstrating their collective impact on FinFET performance across the same

temperature range. From 0.58 V at 275 K to 0.56 V at 350 K,  $V_T$  falls linearly with rising temperature. DIBL grows from 4.11 to 7.98 mV/V while SS climbs from 75 to 97.25 mV/dec. At 350 K, when the SS hits 69.6 mV/dec, the optimum SS value of 54.6 mV/dec is most nearly attained. The best mix of gadget size and running temperatures depends on these electrical properties. SS rises to 97.25 mV/dec at 350 K, whereas DIBL maintains its upward trend underlining their impact on device performance.




Fig. 11 –  $V_T$ , SS and DIBL at  $W_g = 10$  nm,  $L_g = 30$  nm

Fig. 12 shows the relationship between the channel length of a FinFET transistor and its electrical characteristics. It is observed that the optimal channel length ranges between 20-30 nanometers, where the maximum value of the threshold voltage ( $V_T$ ) and the minimum value of the drain-induced barrier lowering (DIBL) are achieved, and the subthreshold slope (SS) is closest to the ideal value. These results confirm previous studies [23] that indicate a linear relationship between the electrical characteristics of FinFET devices and the diameters of their channels. Table 2 also presents a comparison between FinFET results and other studies.




Fig. 12 –  $V_T$ , SS and DIBL with  $L_g$

**Table 2** – Comparison with another research works

Reference	Best value of SS	Best value of DIBL
[24]	72.43 mv/dec	139.52 mv/V
[25]	80 mv/dec	10 mv/V
[26]	73 mv/dec	28mv/V
[26]	60 mv/dec	10 mv/V
Present study	75 mv/dec	4.11 mv/V

#### 4. CONCLUSION

The study identifies a channel length of 20 nm as the optimal choice for FinFETs, delivering superior electrical performance in terms of threshold voltage ( $V_T$ ), drain-induced barrier lowering (DIBL), and subthreshold swing (SS). Results reveal that as the channel length extends beyond 20 nm,  $V_T$  increases and approaches saturation, while SS improves, nearing its ideal value. Drain-Induced Barrier Lowering (DIBL) demonstrates a

gradual increase as the channel length exceeds 20 nm. However, beyond this point, it experiences a significant and rapid decline. The research conducted offers a thorough investigation of the effects of temperature on these parameters over channel lengths ranging from 10 to 30 nm and was carried out at different temperatures (275, 300, 325, and 350 K). The findings indicate that future studies could aim to refine gate operation and mesh spacing parameters to further optimize FinFET performance, particularly for shorter gate lengths. This research offers valuable contributions to the design and optimization of FinFETs, playing a pivotal role in advancing semiconductor technology and enhancing electronic device performance.

#### ACKNOWLEDGEMENTS

Authors are grateful to Universiti Teknologi MARA, Malaysia, and A'Sharqiyah University, Oman, for cooperating in this research.

#### REFERENCES

- Shams Ul Haq, Vijay K. Sharma, *Curr. Nanosci.* **19** No 5, 651 (2023).
- M.U. Mohammed, A. Nizam, L. Ali, M.H. Chowdhury, *Microelectronics J.* **114**, 105116 (2021).
- W.-T. Chang, M.-H. Li, C.-H. Hsu, W.-C. Lin, W.-K. Yeh, *IEEE Open J. Nanotechnol.* **2**, 72 (2021).
- H. Kumar, M.K. Jethwa, A. Porwal, R. Dhavse, H.M. Devre, R. Parekh, *Lecture Notes in Electrical Engineering* **748**, 275 (2021).
- K. Ariga, *Chem. Mater.* **35** No 14, 5233 (2023).
- Z. Tang, Y. Fang, X.P. Yu, N.N. Tan, Z. Shi, P. Harpe, *IEEE Solid-State Circ. Lett.* **4**, 210 (2021).
- D.-B. Ruan, et al., *IEEE Electron Dev. Lett.* **43** No 6, 838 (2022).
- A.L. Danilyuk, T.N. Sidorova, V.E. Borisenko, H. Wang, R. Rusli, C. Lu, *phys. status solidi a* **219**, 2100525 (2022).
- N. Huang, W. Liu, Q. Li, W. Bai, X. Tang, T. Yang, *Microelectronics J.* **95**, 104679 (2020).
- K. Annarose, D. Chandra, A. Ravi Sankar, S. Umadevi, *International Conference on Innovative Trends in Information Technology (ICITIT)* (Kottayam: India: 2022).
- F. Nasri et al., *IEEE Trans. Electron Dev.* **70** No 4, 1595 (2023).
- Asma Chabane, *Cryogenic FinFETs Modeling and Characterization for Quantum Computing*, Diss. Politecnico di Torino (2021).
- H. Cheng et al., *Jpn. J. Appl. Phys.* **59** No 7, 74002 (2020).
- M. Yu, C. Tan, Y. Yin, et al., *Nat. Commun.* **15**, 3622 (2024).
- Y.S. Chauhan, et al., *7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)* (Seoul, Korea: 2023).
- <http://nanohub.org/resources/NANOWIRE>.
- <http://www.outlookseries.com/news/Science/183.html>.
- Y. Atalla, Y. Hashim, A.N.A. Ghafar, *Int. J. Electr. Comput. Eng.* **12** No 1, 201 (2022).
- A. Das, S. Rewari, B.K. Kanaujia, S.S. Deswal, R.S. Gupta, *Phys. Scripta* **98** No 7, 74005 (2023).
- G. Mogosetso, C. Lebekwe, N.M.J. Ditshego, *Adv. Eng. Forum* **44**, 105 (2022).
- H. Kumar, M.K. Jethwa, A. Porwal, R. Dhavse, H.M. Devre, R. Parekh, *Lecture Notes in Electrical Engineering* **748**, 275 (2021).
- X.-R. Yu et al., *International Electron Devices Meeting (IEDM)* (San Francisco, CA, USA: 2023).
- Y. Atalla, Y. Hashim, A.N.A. Ghafar, W.A. Jabbar, *International Journal of Electrical and Computer Engineering (IJECE)* **10** No 6, 5650 (2020).
- M. Liu et al., *IEEE Electron Dev. Lett.* **41** No 4, 533 (2020).
- S. Barraud, B. Previtali, V. Lapras, R. Coquand, C. Vizioz, J.M. Hartmann, M. Cassé, *Semicond. Sci. Technol.* **34** No 7, 074001 (2019).

### Характеристика та оптимізація Si<sub>0.75</sub>Ge<sub>0.25</sub>-FinFET на основі робочої температури та довжини затвора

Yousif Atalla<sup>1</sup>, Mohamad Hafiz Mamat<sup>1</sup>, Yasir Hashim<sup>2</sup>

<sup>1</sup> NANO-ElecTronic Centre (NET), School of Electrical Engineering, College of Engineering, Universiti Teknologi MARA, 40450, Shah Alam, Selangor, Malaysia

<sup>2</sup> Department of Electrical Engineering and Computer Science, A'Sharqiyah University, Ibra, Oman

Це дослідження зосереджено на впливі температури на чутливість МОН-транзисторів та FinFET-пристроїв з використанням гетероструктури Si<sub>0.75</sub>Ge<sub>0.25</sub> шляхом аналізу вольт-амперних (ВА) характеристик за різних теплових умов. Метою є дослідження зв'язку мод у МОН-транзисторах шляхом аналізу продуктивності FinFET-транзисторів за різних теплових умов та довжин затворів ( $L_g = 10, 20$  та  $30$  нанометрів). Результати показали, що FinFET-транзистори досягають найвищої теплової чутливості, коли найбільша зміна струму ( $\Delta I$ ) відбувається в діапазоні напруги від 0 до 1 вольт (V<sub>DD</sub>), що відображає

високу ефективність реагування на теплові зміни. Також було виявлено, що зменшення довжини каналу призводить до значного збільшення теплової чутливості, особливо в діапазоні довжин від 10 до 20 нанометрів. Оптимальна довжина каналу була визначена на рівні 10 нанометрів для досягнення чудових теплових характеристик, що служить орієнтиром для проектування FinFET-транзисторів, які потребують високої теплової ефективності та стабільності в різних застосуваннях. Дослідження включало широкий діапазон температур, що забезпечило глибоке розуміння конструкції.

**Ключові слова:** SiGe-FinFET, Температура, Чутливість, MuGFET, Наносенсор.