# Electrical Characterization and Interface State Density in Au/n-InN/InP Schottky Diode

A.H. Khediri<sup>1,2,\*</sup>, A. Talbi<sup>1,†</sup>, M.A. Benamara<sup>1</sup>, Z. Benamara<sup>1</sup>

 <sup>1</sup> Laboratoire de Microélectronique Appliquée, Université Djillali Liabès de Sidi Bel Abbès, 22000, Algeria
 <sup>2</sup> Plateforme Technologique de Micro-fabrication, Centre de Développement des Technologies Avancées, Cité 20 août 1956, Baba Hassen, 16303 Algiers, Algeria

(Received 21 March 2021; revised manuscript received 04 August 2021; published online 20 August 2021)

In this paper, we present an electrical study of InN thin films elaborated by nitridation of InP (100) substrates. The samples have been obtained using a glow discharge source (GDS) in ultra-high vacuum. The gold (Au) Schottky contact was deposited on the top of the surface. The electrical characteristics of Au/InN/*n*-InP structure have been investigated using current-voltage and capacitance-voltage methods. We show from the current-voltage characterization at room temperature that the main conduction mechanism is thermionic emission current. A value of 1.57 for the ideality factor of the diode is extracted using analytical methods. Furthermore, the barrier height of the device is evaluated to 0.64 eV. This value is substantially larger than previously reported in the literature. The low saturation current and series resistance ( $R_s$ ) of 12.3 µA and 38  $\Omega$ , respectively, indicate the presence of the InN layer. From the capacitance-voltage technique under reverse bias, the built-in potential and the ionized donor concentration are 0.83 V and 1.16 × 10<sup>17</sup> cm<sup>-3</sup>, respectively. A frequency dependent capacitance is measured and attributed to the presence of interface states. Based on the high-low frequency method, we determined the average density of interface states (*Nss*) with a value of 5.6 × 10<sup>11</sup> eV<sup>-1</sup> cm<sup>-2</sup>. These findings reveal good passivation of the InP surface with the use of a thin InN film.

**Keywords:** Barrier height, Current-voltage measurements, Indium phosphide, Indium nitride, Interface state density, Schottky diodes.

DOI: 10.21272/jnep.13(4).04002

PACS numbers: 85.30.Kk, 85.30.Hi

# 1. INTRODUCTION

Indium nitride (InN) semiconductor is a very interesting and highly promising material for future highperformance devices. Besides its application based on group III nitride alloys which allows tuning of the band gap and emission wavelength ranging from the near infrared (IR) to ultraviolet (UV) region, InN is expected to be a suitable material for electronic devices, such as high-efficiency solar cells, high-speed and highfrequency electronic devices, high electron mobility transistors etc., because of its superior electron transport properties [1]. The most remarkable properties of InN are its direct narrow band gap (0.7-0.9 eV) and low electron effective mass in comparison with other nitrides, which results in high mobility and high saturation velocity.

Good quality InN layers are difficult to grow because of the low dissociation temperature of InN and the lack of an appropriate substrate [2]. Sapphire substrate has been widely used for the epitaxial growth of Ill-V nitrides. However, InP is a suitable III-V semiconductor substrate, having smaller lattice mismatch and a closer thermal expansion coefficient with nitride than that of sapphire.

Various growth techniques have been explored, such as reactive radio frequency (RF) sputtering, reactive evaporation, dual ion beam sputtering, ion plating, and chemical vapor deposition (CVD), in an attempt to maintain InN film growth at a sufficiently low temperature. InP substrate surface nitridation at a lower temperature is found to be one of solutions to obtain InN buffer layers before the InN films growth. Different methods have been investigated for the nitridation of InP (100) surfaces [3], in our study we have used the plasma nitridation method. To understand properties of the InN/InP interface obtained by nitridation, electrical characterization of Schottky diodes based on the InP and InN components has been the subject of several recent studies [3, 4]. Talbi et al. realized Schottky diodes based on InN/InP with mercury (Hg) contact. This paper deals with the study of interface/surface defect states in the fabricated Au/InN/InP Schottky diode. Electrical characterization (current-voltage, capacitance-voltage) and analytical methods are used in order to study the Au/InN/InP diode parameters. The distribution of the interface state density (Nss) within the band gap obtained from both I-V and C-V characteristics is investigated.

## 2. EXPERIMENTAL PROCEDURE


The substrate *n*-type InP (100) with a carrier concentration of  $1 \times 10^{16}$  cm<sup>-3</sup> is used in the present work. Prior to the surface nitridation, the InP wafer is chemically cleaned by H<sub>2</sub>SO<sub>4</sub>, 3 % bromine methanol and deionized water. The InN thin film is prepared by nitridation of the InP substrates using a glow discharge source (GDS) in ultra-high vacuum ( $10^{-6}$  to  $10^{-7}$  Pa). After introduction into the chamber reactor, in situ ionbombardment cleaning with low-energy Ar<sup>+</sup> ions is performed (300 eV, sample current density 2 A·cm<sup>-2</sup>). This step removes all amount of carbon and oxygen contaminant and creates metallic indium droplets at the sub-

<sup>\*</sup> abdelkrim.khediri@gmail.com

<sup>†</sup> talbi a02@yahoo.fr

strate surface [5]. Through the consumption of indium droplets by nitrogen atoms in the plasma discharge cell, a thin film of about 25 Å was created on the top of the substrate [6]. Continuous plasma is used as a nitrogen source and the substrate is heated to 250 °C. We have used the nitrogen flow at 45° versus the normal of the surface during 40 min.

To realize the metal contact, a gold (Au) gate with 2 mm diameter is used. The structure is described in Fig. 1. The current-voltage (I-V) and capacitance-voltage (C-V) measurements are carried out by Agilent 4284A, Semiconductor Parameter Analyzer and Agilent 4156C measuring instrument at room temperature.



## BacksideOmicContact

Fig. 1 - Schematic of fabricated Au/InN/n-InP Schottky diode

### 3. RESULTS AND DISCUSSION

## 3.1 Current-Voltage Characteristics

The current-voltage characteristic measured at 300 K is reported in Fig. 2. The forward-bias current due to thermionic emission (T.E.) across Schottky contacts with series resistance ( $R_s$ ) is given as [7]:

$$I = I_0 \left( \exp\left(\frac{qV - IR_s}{nkT}\right) - 1 \right), \tag{1}$$

where  $I_0$  is the saturation current, n is the ideality factor, k is the Boltzmann constant, and T is the measurement temperature in Kelvin. The saturation current  $I_0$  is expressed by:

$$I_0 = AA^*T^2 \exp\left(\frac{-q\Phi_{bn}}{kT}\right),\tag{2}$$

where A is the contact area,  $A^*$  is the effective Richardson constant, q is the electron charge,  $\Phi_{bn}$  is the barrier height. By using an effective mass of  $0.073m_e$  for the InP substrate [8], the value of  $A^*$  is calculated to be 9.4 A·cm<sup>-2</sup>·K<sup>-2</sup>.

Using a linear curve fit to the forward characteristics of  $\log(I) - V$  versus V in the first region, as shown in Fig. 2, the ideality factor n and the barrier height  $\Phi_{bn}$  can be calculated. The ideality factor is a measure of the conformity of the diode to pure thermionic emission and is determined from the slope of the forward bias *I*-V characteristics through the relation: J. NANO- ELECTRON. PHYS. 13, 04002 (2021)

$$n = \frac{q}{kT} \frac{d(V - IR_S)}{d(\ln I)} .$$
(3)

The saturation current  $I_0$  is obtained using the intercept on the current axis of the characteristic given in Fig. 2 for the first region. Then, the saturation current is estimated to be  $12.3 \times 10^{-6}$  A.

The ideality factor of Au-InN/InP diode is found to be equal to 1.57 which indicates dominant thermionic conduction current. The barrier height  $\Phi_{bn}$  is given by:

$$\Phi_{bn} = \frac{q}{kT} \ln\left(\frac{AA^*T^2}{I_0}\right). \tag{4}$$

From Eq. (4), the calculated value of the barrier height is 0.64 eV which is higher than the barrier value (0.40-0.55 eV) of the conventional Au/InP diode [9, 10].




Fig. 2 – Current as a function of applied voltage of Au/InN/n-InP diode at room temperature (measured data and T.E. model)

The barrier height measured from the *I-V* method is an effective value and can include barrier lowering effect due to the interfacial insulator layer or interface states. Furthermore, the determination of Schottky barrier height from I-V characteristics is only reliable if the forward current is a good straight line with a low value of the ideality factor. The analytical curve is compared with the experimental one. The results confirm that the conduction phenomenon can be described as thermionic emission. The series resistance  $(R_s)$  is an important parameter for the electrical characteristics of Schottky diodes. Various methods were suggested to determine the efect of series resistance on electrical parameters of devices caused by the series resistance  $R_s$ . The value of the series resistance  $R_s$  of 38  $\Omega$  was estimated for higher polarization voltages from the slope of the  $\ln[I/\exp(-qV/kT)]$  characteristic. These results are very comparable to the value of series resistance obtained by Akkal et al. on Au/InSb/InP (100) Schottky diode, where the series resistance was equal to 85 Ω [11].

#### 3.2 Capacitance-Voltage Characteristics

The capacitance of a Schottky diode varies with bias voltage as

ELECTRICAL CHARACTERIZATION AND INTERFACE STATE ...

$$\frac{1}{C^2} = \frac{2(V_R + V_d)}{q\varepsilon_s N_D A^2},\tag{5}$$

where  $V_R$  is the voltage in the reverse bias,  $V_d$  is the diffusion potential,  $\varepsilon_s = 12.1\varepsilon_0$  is the permittivity of the semiconductor,  $\varepsilon_0 = 8.85 \times 10^{-14}$  F·cm<sup>-1</sup> is the vacuum dielectric constant, and  $N_D$  is the doping concentration. Fig. 3 shows the capacitance measurements of the sample at 1 MHz.




Fig. 3 – Capacitance-voltage characteristics of Au/InN/InP diode at 1 MHz

The capacitance reaches a maximum when electrons are accumulated at the interface because of the barrier high, and then decreases when it is under reverse bias. An increase in reverse bias shifts the Fermilevel downward for the InP side, which increases the depletion width and consequently increases the total positive charge of ionized donor atoms. As a result, the inverse of capacitance increases with increasing reverse bias. The barrier height from C-V measurement is defined by [12]:

$$\Phi_{bn} = V_d + \frac{kT}{q} + V_n , \qquad (6)$$

where  $V_n$  is the Fermi energy determined from the conduction band.

The diffusion potential or built-in potential is measured by extrapolating  $1/C^2$  versus V plot to the xaxis (Fig. 3). For Au/InN/InP Schottky diode, the calculated doping concentration  $N_D$  and the diffusion potential are  $1.16 \times 10^{17}$  cm<sup>-3</sup> and 0.72 eV, respectively. The barrier height  $\Phi_{bn}$  is evaluated to 0.83 eV; this value is lower than that obtained by the I-V data. The discrepancy between I-V and C-V measurements cannot be seen if the barriers are uniform and ideal, and the two measurements yield the same value. These different values obtained from the two techniques can be explained by a distribution of the Schottky barrier height due to inhomogeneities (combination of the interfacial InN layer composition, non-uniformity of the interfacial thickness, and distribution of interfacial charges) that occur at the interface [12, 13]. The Schottky barrier calculated from  $1/C^2$  versus V gives an idea of the mean value of nonhomogeneous Schottky barrier. Thus, any spatial variation on a barrier causes current preferentially through the minimum barrier which can explain

## J. NANO- ELECTRON. PHYS. 13, 04002 (2021)

this difference between the two extracted values.

The experimental parameters determined from I-V and 1 MHz C-V characteristics of Schottky diodes are given in Table 1.

The capacitance versus bias voltage characteristics were measured at room temperature and for different AC signal frequencies in the range of 1 kHz to 1 MHz.

Symbol	Parameter	Value
$I_s$	Saturation current	12.3 µA
n	Ideality factor	1.57
$R_s$	Series resistance	$38 \ \Omega$
$\Phi_{bn}$	Barrier height from $I$ -V	$0.64 \mathrm{~eV}$
$N_D$	Doping concentration	$1.16\times10^{17}$ cm $^{-3}$
$V_D$	Diffusion potential	$0.72~\mathrm{V}$
$arPsi_{bn}$	Barrier height from $C-V$	$0.83 \mathrm{~eV}$

In the ideal case, C-V measurements are frequency independent, however, the presence of interface states leads to a strongly frequency-dependent capacitance [14] as shown in Fig. 4. The value of the capacitance decreases with increasing frequency.

This occurs because at lower frequencies the interface states can follow the AC signal and yield an excess capacitance which depends on the frequency. At average frequencies, less interface states are bounded by the AC signal (there are different types of interface states with different lifetimes) which reduces the measured capacitance. At the high-frequency limit, the interface states cannot follow the AC signal. This makes the contribution of the interface state capacitance to the total capacitance negligibly small.




Fig. 4 – Capacitance-frequency for 0 to -0.3 V bias showing the dispersion that occurs over the measured frequency range

# 3.3 Determination of Interface States Density (Nss)

In order to determine the density of the interface state distribution, the surface potential  $\psi_s$  values have been extracted from measured *I-V* characteristics. The electrical current of a Schottky diode as a function of the surface potential can be expressed as:

A.H. KHEDIRI, A. TALBI ET AL.

$$I = AA^*T^2 \exp\left(\frac{-qV_n}{kT}\right) \exp\left(\frac{-q\psi_s}{kT}\right).$$
 (7)

Fig. 5 represents the surface potential which we had extracted using Eq. (7) and the electrical current measurements by replacing experimental data in the following analytical expression:

$$\Psi_s = \frac{kT}{q} \ln \left( \frac{AA^*T^2}{I} \right) - V_n \,. \tag{8}$$

The density of states in the conduction band edge is equal to  $N_C = 5.7 \times 10^{17}$  cm<sup>-3</sup> for InP substrate [15].  $N_D$  doping concentration was extracted from the slope of 1 MHz frequency  $1/C^2$  versus V characteristics measurement at room temperature.




Fig. 5 – Surface potential-voltage characteristics of Au/InN/InP diode

The interface states have different lifetimes. At low frequencies, all interface states follow the AC signal, and the low-frequency capacitance is given by [16]:

$$C_{LF} = \frac{\sqrt{q\varepsilon_s N_D / 2\psi_s} + qN_{ss}}{1 + qJR_s / kT + \delta / \varepsilon_i \left( \sqrt{q\varepsilon_s N_D / 2\psi_s} + qN_{ss} \right)}, \quad (9)$$

where  $N_{SS}$  is the interface state density,  $\delta$  is the thickness of the interfacial layer,  $\epsilon_i$  and  $\epsilon_s$  represent the permittivity of the interfacial layer and that of the semiconductor, respectively.

At high frequencies, theoretically none of the interface states follows the AC signal, therefore the interface states have no effect on the capacitance, and the capacitance can be expressed [16]:

$$C_{HF} = \frac{\sqrt{q\varepsilon_s N_D/2\psi_s}}{1 + qJR_s/kT + \delta/\varepsilon_i} (10)$$


The interface state density  $N_{SS}$  can be determined using Eqs. (9) and (10) such as:

J. NANO- ELECTRON. PHYS. 13, 04002 (2021)

$$N_{ss} \approx \sqrt{q\varepsilon_s N_D / 2\psi_s} \frac{C_{LF} - C_{HF}}{qC_{HF}} . \tag{11}$$

The interface state density Nss was calculated using the experimental C-V at a low frequency (1 kHz) and C-V at a high frequency (1 MHz) by using Eq. (11). Furthermore, in *n*-type semiconductors, the energy of interface states with respect to the top of the conduction band ( $E_C - Ess$ ) at the surface of the semiconductor is given by [17]:

$$E_c - E_{ss} = q \left( \Phi_{bn} - V \right). \tag{12}$$



**Fig. 6** – Interface state density energy distribution of Au/InN/InP diode by L-H frequency *C*-*V* 

Fig. 6 represents the interface state density as a function of energy. The value of the interface state density  $N_{SS}$  decreases with energy increasing from the edge of the conduction band. As can be seen, the near mid gap interfacial state density Nss is estimated equal to  $5.6 \times 10^{11}$  cm<sup>-2</sup> eV<sup>-1</sup>. Due to the elimination of surface contaminants such as oxygen and carbon impurities by the ionic bombardment cleaning of the InP substrate surface, a lower interface state density was found. Additionally, after the nitridation process, the interfacial crystallographic defects were improved by the formation of the InN layer. This result is reasonable considering the high concentration of defects in nitride materials [17] and in good agreement with those obtained by A. Rabehi et al. [18] and A.H. Kacha et al. [4] on GaAs substrates. The results yield that the interface states play a very important role in the current flow mechanism in electronic devices, and they must be kept as low as possible in order to reduce the surface recombination and tunneling.

## 4. CONCLUSIONS

We reported in this paper the electrical characterization of the Au/InN/*n*-InP structure. We demonstrated that the *I*-V and *C*-V curves of this diode are influenced by the presence of the InN layer. A low saturation current and series resistance were obtained. The effective barrier heights were 0.65 eV and 0.83 eV from *I*-V and *C*-V measurements, respectively. The interface state density *Nss* was significantly low  $(5.6 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1})$ 

Electrical Characterization and Interface State  $\dots$ 

at mid gap) compared to that of conventional Au/n-InP Schottky diodes. We concluded that the prepared Au/InN/n-InP Schottky diode by passivating the InP

REFERENCES

- G. Koblmuller, C.S. Gallinat, S. Bernardis, J.S. Speck, G.D. Chern, E.D. Readinger, H. Shen, M. Wraback, *Appl. Phys. Lett.* 89 No 7, 071902 (2006).
- K. Wang, R.R. Reeber, *Appl. Phys. Lett.* **79** No 11, 1602 (2001).
- M. Petit, Ch. Robert-Goumet, L. Bideux, B. Gruzza, Z. Benamara, N. Bachir Bouiadjra, V. Matolin, *Appl. Surf. Sci.* 234, 451 (2004).
- A.H. Kacha, B. Akkal, Z. Benamara, M. Amrani, A. Rabhi, G. Monier, R. Goumet, L. Bideux, B. Gruzza, *Superlattice*. *Microstruct.* 83, 827 (2015).
- M. Petit, Y. Ould-Metidji, C. Robert, L. Bideux, B. Gruzza, V. Matolin, *Appl. Surf. Sci.* 212/213, 601 (2003).
- A. Talbi, Z. Benamara, B. Akkal, B. Gruzza, L. Bideux, C. Robert, C. Varenne, N. Chami, *Mater. Sci. Eng. A* 437, 254 (2006).
- S.M. Sze, *Physics of Semiconductor Devices. 3rd Ed.* (New York: John Wiley and Sons: 2006).
- 8. H. Mathieu, H. Fanet, *Physique des Semiconducteurs et des Composants Électroniques* (Dunod, Paris, 6e ed., 2009).

surface with the formation of the interfacial InN layer improves the diode characteristics by reducing the interface states density.

- H. Çetin, E. Ayyildiz, Semicond. Sci. Technol. 20, 625 (2005).
- H. Cetin, E. Ayyildiz, J. Vac. Sci. Technol. B 23, 2436 (2005).
- B. Akkal, Z. Benamara, N. Bachir Bouiadjra, S. Tizi, B. Gruzza, *Appl. Surf. Sci.* 253, 1065 (2006).
- 12. M.K. Hudait, S.B. Krupanidhi, *Mater. Sci. Eng. B* 87 No 2, 141 (2001).
- E.H. Nicollian, A. Goetzberger, *Appl. Phys. Lett.* 7, 216 (1965).
- 14. E.H. Rhoderick, Metal-Semiconductor Contacts (Oxford University Press) 121, 136 (1978).
- M. Levinstein, S. Rumyantsev, M. Shur, *Handbook Series* on Semiconductor Parameters (World Scientific: London: 1996).
- S. Chattopadhyay, L.K. Bera, S.K. Ray, P.K. Bose, C.K. Maiti, *Thin Solid Films* **335** No 1-2, 142 (1998).
- 17. Christopher F. McConville, William J. Schaff, *Indium* Nitride and Related Alloys (CRC Press: 2011).
- A. Rabehi, M. Amrani, Z. Benamara, B. Akkal, A.H. Kacha, *Optik* 127 No 16, 6412 (2016).

# Електричні характеристики та густина інтерфейсних станів в діоді Шотткі Au/*n*-InN/InP

A.H. Khediri<sup>1,2</sup>, A. Talbi<sup>1</sup>, M.A. Benamara<sup>1</sup>, Z. Benamara<sup>1</sup>

 <sup>1</sup> Laboratoire de Microélectronique Appliquée, Université Djillali Liabès de Sidi Bel Abbès, 22000, Algeria
 <sup>2</sup> Plateforme Technologique de Micro-fabrication, Centre de Développement des Technologies Avancées, Cité 20 août 1956, Baba Hassen, 16303 Algiers, Algeria

У роботі представлено електричне дослідження тонких плівок InN, розроблених шляхом нітрування підкладки InP (100). Зразки були отримані з використанням джерела тліючого розряду (GDS) в надвисокому вакуумі. Золотий (Au) контакт Шотткі був нанесений на верхню частину поверхні. Електричні характеристики структури Au/InN/*n*-InP були досліджені з використанням BAX та кривих смність-напруга. З BAX при кімнатній температурі показано, що основним механізмом провідності є струм термоелектронної емісії. Значення коефіціента ідеальності діода 1,57 знаходять за допомогою аналітичних методів. Крім того, висота бар'єру пристрою оцінюється в 0,64 еВ. Це значення значно більше, ніж раніше повідомлене в літературі. Низький струм насичення та послідовний опір ( $R_s$ ), рівні відповідно 12,3 мкА та 38 Ом, вказують на наявність шару InN. З кривих смність-напруга при напрузі зворотного зміщення отримують вбудований потенціал та концентрацію іонізованого донора 0,83 В та 1,16 × 10<sup>17</sup> см<sup>-3</sup> відповідно. Частотно-залежну смність пояснюють наявністю інтерфейсних станів. На основі методу високих і низьких частот визначено середню густину інтерфейсних станів (*Nss*) рівну 5,6 × 10<sup>11</sup> еВ<sup>-1</sup>см<sup>-2</sup>. Ці висновки свідчать про гарну пасивацію поверхні InP із використанням тонкої плівки InN.

Ключові слова: Висота бар'єру, Вимірювання ВАХ, Фосфід індію, Нітрид індію, Густина інтерфейсних станів, Діоди Шотткі.