

## Effect of High- $k$ Dielectric Materials on Short Channel Effects of a 14 nm Tri-Gate SOI FinFET for Reduced Area on Chip

S. Nanda, R.S. Dhar\*

Department of Electronics and Communication Engineering, National Institute of Technology Mizoram,  
796012 Aizawl, India

(Received 11 January 2021; revised manuscript received 14 June 2021; published online 25 June 2021)

While entering the era of More than Moore by reducing the geometrical dimensions for FET devices to accommodate more components on a single chip, short channel effects (SCEs) like higher leakage currents, Drain Induced Barrier lowering (DIBL), etc., create a major hindrance. Employing high- $k$  dielectrics as gate oxide is being a meticulous approach today on attaining an enhanced device. The objective of this work is to develop and characterize a 14 nm gate length Tri-Gate  $n$ -FinFET device and compare the effects of short channel parameters. This is achieved by replacing the SiO<sub>2</sub> gate oxide with various high- $k$  dielectric materials like Si<sub>3</sub>N<sub>4</sub>, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub> and HfO<sub>2</sub>. Here, the 14 nm gate length Tri-Gate  $n$ -FinFET device is developed and modelled using SILVACO TCAD tools. The SOI structure is also implemented here for betterment in device performance. Multiple devices are developed with varied gate oxides of SiO<sub>2</sub> and other high- $k$  dielectrics like Si<sub>3</sub>N<sub>4</sub>, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub> and HfO<sub>2</sub> as the gate dielectric material considering the equivalent oxide thickness calculation on the same structure. The short channel device parameters such as threshold voltage,  $I_{on}$  current,  $I_{off}$  current, subthreshold slope, DIBL, and  $I_{on}/I_{off}$  current ratio were systematically analyzed for different devices. The comparison of different developed devices showed that the  $I_{on}$  current was almost the same for all the devices. However, the  $I_{off}$  current reduced with increasing dielectric constants thereby increasing the  $I_{on}/I_{off}$  ratio which led to lower leakage currents and better device performance. Similarly, the devices which comprised of higher dielectric constants had lower subthreshold swings and lower DIBL values leading to reduction in SCEs. Thus, the 14 nm gate length Tri-Gate  $n$ -FinFET device was developed and modelled successfully, and the results showed improved SCEs of the developed device by using HfO<sub>2</sub> dielectrics with reduced chip area.

**Keywords:** High- $k$  dielectric materials, TG SOI FinFETs, Silvaco TCAD, EOT.

DOI: [10.21272/jnep.13\(3\).03015](https://doi.org/10.21272/jnep.13(3).03015)

PACS number: 85.75.Hh

### 1. INTRODUCTION

CMOS technology has been the choice of chip design and manufacturing for more than six decades now, where MOSFETs form an integral part. But this era is converging as the device integration densities need increment for higher speed and lower power to be at par with Moore's law [1, 2]. This leads to drastic scaling of MOSFETs leading to Short Channel Effects (SCEs), higher leakage currents, hot carrier effect and Drain Induced Barrier Lowering (DIBL) [3].

With shrinking device geometries, the thickness of the gate-oxide layer is decreased simultaneously. With SiO<sub>2</sub> layer reaching 2 nm, a sudden rise in the gate leakage current due to tunneling is evident [4]. Thus, a need to substitute SiO<sub>2</sub> as the gate dielectric with high- $k$  (high permittivity) dielectric is need of the hour to significantly decrease the leakage of the gate current. This concept thereby stands as the core of the paper here. The high- $k$  dielectric material increases the gate capacitance without the leakage effects and increases the  $I_{on}$  current [5]. The choice of a high- $k$  dielectric material also depends on its ability to provide acceptable level of leakage as well as improved mobility of the charge carriers. The SCEs can be reduced further by increasing the number of gates of the FinFET device. The Tri-Gate (TG) FinFETs due to their excellent immunity to SCEs are better choice of devices.

Based on the motivation to prepare a more suscep-

tible device to be prone for less current leakage, a varied range of high- $k$  dielectric material based devices are deployed and studied here. Their characteristics are compared considering the equivalent oxide thickness (EOT) of 1 nm SiO<sub>2</sub> on the same TG FinFET structure thereby proposing and providing a superior design of future device.

### 2. DEVICE STRUCTURE AND THEORY

The circuit schematic of a TG SOI FinFET is described by the length of the fin ( $L_{Fin}$ ), fin height ( $H_{Fin}$ ), and thickness of silicon ( $W_{Fin}$ ). The detailed basic geometric dimensions of the device are also tabulated in Table 1. The designing and modelling of the device is done by SILVACO Atlas simulator [6].

Multiple high- $k$  materials like Si<sub>3</sub>N<sub>4</sub> ( $k = 7.8$ ), Al<sub>2</sub>O<sub>3</sub> ( $k = 9.3$ ), ZrO<sub>2</sub> ( $k = 22$ ), HfO<sub>2</sub> ( $k = 25$ ) and SiO<sub>2</sub> ( $k = 3.9$ ) is used to develop FinFET based devices with varied gate dielectric materials and to reduce the short channel effects further which is scaled to have an equivalent oxide thickness (EOT) of 1 nm of SiO<sub>2</sub>. Characteristics of all the devices are thereafter compared considering this EOT for the same TG FinFET structure.

The EOT is calculated based on the equation (1) given as [7]:

$$EOT = t_{high-k} \frac{k_{SiO_2}}{k_{high-k}}, \quad (1)$$


\* [rdhar@uwaterloo.ca](mailto:rdhar@uwaterloo.ca)

The results were presented at the International Conference on Innovative Research in Renewable Energy Technologies (IRRET-2021)


where  $t_{high-k}$  is the physical thickness of the high- $k$  material,  $k_{SiO_2}$  is the dielectric constant of  $SiO_2$  and  $k_{high-k}$  is the dielectric constant of the high- $k$  material.

**Table 1** – Characteristics of a TG  $n$ -FinFET

Notations	Description	Dimension
$L_D, L_S$	Length of drain/source	11 nm
$L_G$	Length of channel	14 nm
$T_{ox} (SiO_2)$	Lateral oxide thickness	1 nm
$W_{Fin}$	Thickness of silicon fin	10 nm
$H_{Fin}$	Height of silicon fin	10 nm
$T_{Box}$	Thickness of buried oxide	50 nm
$T_{substrate}$	Thickness of silicon substrate	30 nm
$N_A$	Doping of channel	$10^{15} \text{ cm}^{-3}$
$N_D$	Doping of drain/source	$10^{18} \text{ cm}^{-3}$



**Fig. 1** –  $I_D$ - $V_{GS}$  characteristics of a TG FinFET with different gate oxide materials on a linear scale at  $V_{DS} = 0.1 \text{ V}$



**Fig. 2** – Variation of threshold voltage ( $V_{th}$ ) of a TG  $n$ -FinFET with various gate dielectric materials

### 3. RESULTS AND DISCUSSION

The 3D FinFET is designed using SILVACO for various gate oxide materials. The  $I_D$ - $V_{GS}$  characteristics are plotted in Fig. 1 using linear scale for SOI TG FinFET device with various gate dielectric materials. The  $Si_3N_4$  dielectric material is slightly better than  $SiO_2$  in terms of higher diffusion barrier.  $Al_2O_3$  as a gate dielectric material shows better interface trap density. The dielectric  $HfO_2$ , due to the high barrier height,

ensures lower leakage, thus limiting electron tunneling [8]. From Fig. 2, the threshold voltage of the device is detected to be 0.23 V for  $SiO_2$ , and the maximum threshold voltage is 0.29 V for  $HfO_2$  at  $V_{DS} = 0.1 \text{ V}$ , thereby also indicating a higher leakage for the device with  $SiO_2$  as the gate oxide. The maximum on current  $I_{on}$  is determined to be approximately same for all gate dielectrics at nearly 1.5 mA at  $V_{GS} = 0.1 \text{ V}$ . Hence the device with  $HfO_2$  as the dielectric holds an upper hand in respect to performance.

The threshold voltage ( $V_{th}$ ), which is obtained from Fig. 2, is a deciding factor for achieving improved  $I_{on}$  current, as it increases the speed of the circuit.

As the gate voltage increases, then, depending upon the threshold voltages, a sharp and large increase in the drain current occurs, which is also affected by the increase in drain voltage.

Fig. 3 depicts the  $I_D$ - $V_{GS}$  transfer characteristics on a logarithmic scale for the TG FinFET structure with various gate dielectric materials.  $I_{off}$  is evaluated by using the equation (2) [9] below


$$I_{off} (nA) = 100 \frac{W}{L} 10^{-\frac{V_{Th}}{SS}}, \quad (2)$$

where  $W$  and  $L$  are the width and length of the channel respectively,  $V_{TH}$  is the threshold voltage of the device, and  $SS$  is the subthreshold swing.


From Fig. 3, the  $I_{on}$  and  $I_{off}$  currents are obtained for all the devices. The leakage current, i.e., the  $I_{off}$  current varies significantly in the range of picoamperes, as shown in Fig. 4, leading to distinctive variations in the  $I_{on}/I_{off}$  current ratio. This clearly instigates that the device with highest  $k$  value is expected to provide the least leakage through the gate, which is highly desired and beneficial for a better performing FinFET.

Fig. 5 depicts the on-to-off current ratio for different dielectric values. The ratio of  $I_{on}$  to  $I_{off}$  current shows a steady increase from  $SiO_2$  to  $HfO_2$  and it reaches a maximum of  $1.35 \times 10^6$  for  $HfO_2$ , which is almost 5 times the value of  $SiO_2$ , thereby indicating the concerned device to be the best providing the least gate-leakage.


Fig. 6 shows the  $I_D$ - $V_{DS}$  characteristics of a TG  $n$ -FinFET device with different gate dielectric materials, where  $V_{GS}$  is kept constant at 0.5 V. It is evidently




**Fig. 3** –  $I_D$ - $V_{GS}$  characteristics of a TG FinFET with different gate oxide materials on a log scale at  $V_{DS} = 0.1 \text{ V}$



**Fig. 4** – Variation of off current ( $I_{off}$ ) of a TG FinFET with various gate dielectric materials



**Fig. 5** – Variation of  $I_{on}/I_{off}$  ratio of a TG FinFET with various gate dielectric materials



**Fig. 6** –  $I_D$ - $V_{DS}$  characteristics of a TG FinFET with different gate dielectric materials at  $V_{GS} = 0.5$  V

observed that the saturation region is obtained speedily for all the gate dielectric materials, though for the device with HfO<sub>2</sub> the increment in saturation region is reasonably observable indicating enhanced performance.

The SS parameter for the TG FinFET with SiO<sub>2</sub> as a dielectric material is determined to be 66.75 mV/decade, while for HfO<sub>2</sub> it is calculated to be 61.68 mV/decade as obtained from Fig. 7, thereby, clearly indicating that the device with HfO<sub>2</sub> provides the best result (least leakage).


The DIBL is another major SCE which should be minimal for improvement in the operation of the device and for the device to perform healthier The DIBL for

all the devices is calculated using the standard equation (3) as in [10]:


$$\text{DIBL} \left( \frac{\text{mV}}{\text{V}} \right) = \frac{\Delta V_{TH}}{\Delta V_{DS}}, \quad (3)$$

where  $\Delta V_{TH}$  is the change in the threshold voltage and  $\Delta V_{DS}$  is the change in the drain-to-source voltage. DIBL is thereafter plotted in Fig. 8, and the device with high- $k$  of HfO<sub>2</sub> outshined others and proved to be the best performing FinFET among the devices analyzed.

DIBL is therefore determined for various high- $k$  dielectric material based FinFETs, and the concerned data is plotted as shown in Fig. 8. It is observed that HfO<sub>2</sub> provided minimum DIBL of 35.01 mV/V, whereas the maximum DIBL of 105.58 mV/V is achieved for SiO<sub>2</sub> FinFET. A clear indication is observed that the HfO<sub>2</sub> stands to be the best suitable candidate with minimal leakage for a 14 nm gate length TG FinFET with EOT of 1 nm (SiO<sub>2</sub>).



**Fig. 7** – Variation of subthreshold swing (SS) of a TG FinFET with various gate dielectric materials



**Fig. 8** – Comparison of DIBL of a TG FinFET with various gate dielectric materials

#### 4. CONCLUSIONS

The performance of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub> and HfO<sub>2</sub> as different gate dielectric material is compared in a TG SOI  $n$ -FinFET with 14 nm channel length and minimal device area which is developed using Silvaco TCAD software. The thickness of the oxide layer was kept at 1 nm EOT of SiO<sub>2</sub>. The threshold voltage,  $I_{on}/I_{off}$  current ratios of the device were compared for different dielectrics. Improvements in  $I_{on}$ ,  $I_{off}$  and  $I_{on}/I_{off}$  for the device with HfO<sub>2</sub> high- $k$  dielectric are observed. The  $I_{on}/I_{off}$  ratio obtained for HfO<sub>2</sub> ( $k = 25$ ) is  $1.35 \times 10^6$  and SiO<sub>2</sub> ( $k = 3.9$ ) is  $2.77 \times 10^5$ . Similarly, the SCEs like subthreshold swing and DIBL also showed

improved results for the FinFET with HfO<sub>2</sub> as a dielectric material. Thus, TG FinFETs can be scaled down to gate lengths of 14 nm using high-*k*/metal

gates and are possibly the best substitutes for extending the use of CMOS technology on and beyond 14 nm technology node.

## REFERENCES

1. G.E. Moore, *IEEE IEDM Tech. Dig.* (1975).
2. P.K. Bondyopadhyay, *Proc. IEEE* **86** No 1, 78 (1998).
3. G. Pei, J. Kedzierski, P. Oldiges, M. Jeong, E.C.-C. Kan, *IEEE Trans. Electron Dev.* **49** No 8, 1411 (2002).
4. H. Iwai, H.S. Momose, *International Electron Devices Meeting 1998. Technical Digest* (Cat. No. 98CH36217) (1998).
5. Nirmal, V. Kumar, P.C. Samuel, Shruthi, D.M. Thomas, M. Kumar, *3rd International Conference on Electronics Computer Technology* (2011).
6. S. International, Atlas User's Manual Device Simulation Software (Silvaco Int., Santa Clara, 2016).
7. G.D. Wilk, R.M. Wallace, J.M. Anthony, *J. Appl. Phys.* **89**, 5243 (2001).
8. H. Wong, H. Iwai, *Microelectron. Eng.* **83**, 1867 (2006).
9. S.K. Mohapatra, K.P. Pradhan, P.K. Sahu, *Trans. Electric. Electron. Mater.* **14** No 6, 291 (2013).
10. H.E. Ghitani, *Proceedings of the Sixteenth National Radio Science Conference. NRSC'99*, (1999).

## Вплив high-*k* діелектричних матеріалів на короткоканальні ефекти 14 нм трізатворного транзистора SOI FinFET для зменшеної площі мікросхеми

S. Nanda, R.S. Dhar

*Department of Electronics and Communication Engineering, National Institute of Technology Mizoram, 796012 Aizawl, India*

При зменшенні геометричних розмірів пристроїв FET для розміщення більшої кількості компонентів на одній мікросхемі короткоканальні ефекти (SCEs), такі як більші струми витoku, індуковане стоком зниження бар'єру (DIBL) тощо, створюють великі перешкоди. На сьогодні, використання high-*k* діелектриків як оксидів затвора є ретельним підходом до створення вдосконаленого пристрою. Метою роботи є розробка та характеристика трізатворного транзистора *n*-FinFET з довжиною затвора 14 нм і порівняння параметрів SCEs. Це досягається заміною оксиду затвора SiO<sub>2</sub> різними high-*k* діелектричними матеріалами, такими як Si<sub>3</sub>N<sub>4</sub>, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub> та HfO<sub>2</sub>. У роботі трізатворний транзистор *n*-FinFET з довжиною затвора 14 нм розроблено і змодельовано за допомогою інструментів Silvaco TCAD. У роботі також реалізовано структуру SOI для підвищення продуктивності пристрою. Розроблено кілька пристроїв з різними оксидами затвора SiO<sub>2</sub> і іншими high-*k* діелектриками, такими як Si<sub>3</sub>N<sub>4</sub>, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub> та HfO<sub>2</sub>, як матеріалами затвора з урахуванням розрахунку еквівалентної товщини оксиду на одній і тій же структурі. Параметри короткоканального пристрою, такі як порогова напруга, струми  $I_{on}$  та  $I_{off}$ , допорогова крутизна характеристики, DIBL і відношення  $I_{on}/I_{off}$ , систематично аналізувалися для різних пристроїв. Порівняння різних розроблених пристроїв показало, що струм  $I_{on}$  був практично однаковим для всіх пристроїв. Однак струм  $I_{off}$  знижувався зі збільшенням діелектричної проникності, тим самим збільшуючи відношення  $I_{on}/I_{off}$ , що призводило до менших струмів витoku і кращої продуктивності пристрою. Подібним чином, пристрої, які складались з діелектриків з більшими діелектричними константами, мали нижчі підпорогові коливання та менші значення DIBL, що призводило до зменшення SCEs. Таким чином, трізатворний транзистор *n*-FinFET з довжиною затвора 14 нм був успішно розроблений та змодельований, а результати показали вдосконалені параметри SCEs розробленого пристрою за допомогою діелектриків HfO<sub>2</sub> зі зменшеною площею мікросхеми.

**Ключові слова:** High-*k* діелектричні матеріали, TG SOI FinFETs, Silvaco TCAD, EOT.