

PACS number: 85.30 De

EFFECT OF GRAIN SIZE ON THE THRESHOLD VOLTAGE FOR DOUBLE-GATE POLYCRYSTALLINE SILICON MOSFET

Mahesh Chandra¹, Alka Panwar², B.P. Tyag¹

¹ D B S (Post Graduate) College, Dehradun – 248001, India
E-mail: maheshc059@gmail.com

² Chinmhaya College of Sciences, Haridwar, India

The effect of grain size (D) on the threshold voltage (V_{th}) for double gate polycrystalline silicon MOSFET is investigated theoretically in terms of grain boundary trap states (N_T). It is found that the threshold voltage (V_{th}) increases non-linearly with increasing silicon-oxide thickness (t_{ox}) for all values of grain size (D). However the threshold voltage is seen to have smaller values for same t_{ox} for the larger grains. This may be attributed to the reduction in the number of trap states in the depletion regions on either side of a grain boundary. Finally the dependence of threshold voltage (V_{th}) on various parameters such as the doping concentration, interface trap state density and field penetration from drain to source are explored out. The results of these findings are in good agreement with those available in the literature. For large grain poly silicon MOSFET the threshold voltage is seen to approach the single crystal value.

Keywords: DOUBLE GATE POLY SILICON MOSFET, GRAIN SIZE AND THRESHOLD VOLTAGE.

(Received 04 February 2011)

1. INTRODUCTION

Poly-crystalline silicon Metal Oxide Semiconductor Field Effect Transistor has gained importance due to its advantages over the conventional MOSFET. Currently the poly Si devices are used in various fields such as solar cells, liquid crystal displays and integrated circuits because of their high electric field mobility and deriving current [1, 2]. Poly silicon Thin Film Transistors seem to be quite promising to be used in the fully integrated flat panel display system on panel (SOP) as a controller and memory circuits. However, these devices experience a high electric field near the drain region. This high electric field is the major cause of impact ionization in that region, which results in the accumulation of holes in the floating body device and hence produce a serious problem which is known as “kink effect” in the output characteristics [3]. Moreover, the performance of poly Si MOSFET is not good enough in terms of speed and current drive capability and large leakage current of poly Si MOSFET, which, leads to poor switching characteristics [4].

To reduce these undesired effects in Poly Si MOSFET, the multigate structured devices have been proposed, in a multigate MOSFET the operation is controlled at more than one gate on one hand and downscaling in CMOS-technology is done on the other hand thereby diminishing short channel effects [5, 6]. The most promising of such devices is the double gate

poly Si MOSFET which has shown a well proved performance improvement in terms of the reduced junction capacitance and junction isolation. As a result, the optimization of the channel length is possible which in turn becomes advantageous in carrier transport [7].

The threshold voltage is the most important device parameter for the design, modeling, simulations and utilization of Double Gate Poly Si MOSFET [8]. The threshold voltage in such a device is the minimum gate voltage at which the growth of inversion layer starts. It is common in the literature that the threshold voltage is defined as the gate voltage at which surface potential at the Si – SiO₂ interface becomes twice the Fermi potential of Semiconductor body. The threshold voltage for double gate poly silicon MOSFET is the key parameter in the understanding of the device speed and needs to be investigated. In this paper, we present an analytical expression for threshold voltage (V_{th}) by considering single energy trap level at grain boundary in channel of DG Poly Si MOSFET.

2. THEORY

In order to obtain an explicit expression for threshold voltage (V_{th}), a single trap energy level is assumed to exist at the grain boundary in Double Gate Poly Si MOSFET [9]. Writing the one dimensional Poisson equation as,

$$\frac{d^2\phi}{dx^2} = \frac{-\rho(x)}{\epsilon_{Si}} \quad (1)$$

Here ϵ_{Si} is the permittivity of poly Si. The total charge density $\rho(x)$ is substituted as [10],

$$\rho(x) = -q \left[2n_i \sinh \frac{q\phi}{K_B T} + \frac{N_T}{D} \{ f(E_t, (E_t + q\phi)) - f(E_t, E_t) \} \right] \quad (2)$$

Where, E_t , E_f and f are the trap state energy level, intrinsic Fermi level and Fermi Dirac distribution factor of electrons for the trap states respectively. D is the average grain size and N_T trap states [11]. Thereby,

$$\frac{d^2\phi}{dx^2} = -q \left[2n_i \sinh \frac{q\phi}{K_B T} + \frac{N_T}{D} (f(E_t, (E_t + q\phi)) - f(E_t, E_t)) \right] \epsilon_{Si}^{-1} \quad (3)$$

Integrating this equation with boundary condition, that $\phi|_{at\ interface} \rightarrow \psi_s$ one obtains the total charge (Q_s) per unit area at the interface,

$$QS = -\epsilon_{Si} \frac{d\psi_s}{dx} \quad (4)$$

or

$$Q_s = \pm \sqrt{2K_B T n_i \epsilon_{Si}} \left[4 \sinh^2 \left(\frac{q\psi_s}{2K_B T} \right) + \frac{N_T (E_t - E_f)}{K_B T n_i D} \right]^{1/2} \quad (5)$$

Now considering the total charge to be the sum of the trap charge (Q_T) at grain boundary and free charge (Q_f) in conduction band.

$$Q_S = Q_T + Q_f \quad (6)$$

Since the threshold voltage in DG Poly Si MOSFET is defined as the minimum gate voltage for which induced charge at interface are equal to the trapped charge at the grain boundary, we write,

$$|Q_S| = |qN_T| = Q_T \quad (7)$$

The applied gate voltage V_G in DG Poly Si MOSFET is partly dropped across the silicon oxide and partly across the semiconductor bulk material. Thus,

$$V_G = \frac{Q_T}{C_{ox}} + \psi_s + V_{FB} \quad (8)$$

Using equations (7) and (8), one can obtain,

$$V_G = \frac{|qN_T|}{C_{ox}} + \psi_s + V_{FB} \quad (9)$$

This is the equation for the threshold voltage [10] under the condition when the surface traps have been ignored. However, some traps present at semiconductor – silicon oxide interface, causes, a number of fabrication steps in VLSI and hole /electron injection [12, 13]. The distribution, density of surface states can be determined by using methods such as charge pumping and DCIV [14]. The electrons trapped at interface states develop a negative charge at the surface. This negative charge is equivalent to a voltage in opposition to the applied gate voltage, which, can be modeled by a threshold voltage shift toward higher value $V_G + \Delta V_{it}$. The term ΔV_{it} is the voltage corresponding to the interface traps [15]. When the value of drain voltage is larger than pinch off voltage, the drain depletion region moves closer to the source depletion region. This result in a significant field penetration from drain to source and the potential at the source is lowered, resulting in an increased injection of electrons over the reduced channel potential barrier. This penetration of the junction electric field into channel region causes barrier lowering which in turn leads to reduction in the threshold voltage [16]. This yield,

$$V_0 = \frac{|qN_T|}{C_{ox}} + \psi_s + V_{FB} + \Delta V_{it} - \frac{\sigma \epsilon_{ox} \epsilon_{Si}}{\pi C_{ox} L^m} V_{ds} \quad (10)$$

Where σ and m are technology dependent fitting parameters, substituting the equation (5) in equation (10), the final expression for threshold voltage V_{th} is obtained as

$$V_{th} = \frac{\sqrt{2K_B T n_i \epsilon_{Si}} \left[4 \sinh \frac{q\psi_s}{2K_B T} + \frac{N_T (E_t - E_f)}{K_B T n_i D} \right]^{1/2}}{C_{ox}} + \quad (11)$$

$$+\psi_s + V_{FB} + \Delta V_{it} - \frac{\sigma \epsilon_{ox} \epsilon_{Si}}{\pi C_{ox} L^m} V_{ds}.$$

3. RESULTS AND DISCUSSIONS

The threshold voltage (V_{th}) for DG Poly Si MOSFET has been calculated in terms of different parameters and is plotted in figure1 for different value of average grain size (D). The parameters used in these calculation are $\sigma = 0.31$, $m = 2.67$, $\Delta V_{it} = 0.41$ volts, $V_{FB} = -1.1$ volts, $T = 300$ K, $\epsilon_{Si} = 11.9 \epsilon_0$, $\epsilon_{ox} = 3.9 \epsilon_0$, $L = 1 \mu\text{m}$, $E_t = 0.661$ eV and $\psi_S = 2 \phi_f$, where ϕ_f is the Fermi potential. For the different values of D the threshold voltage is found to increase non-linearly with increasing silicon-oxide thickness (t_{ox}). An increase in threshold voltage is observed with the increasing t_{ox} . It may be due to reducing gate dielectric field. It is predicted that for large value of D the threshold voltage has smaller value for same t_{ox} . This may be attributed to the reduction in the trap states in depletion region on either side of a grain boundary.




Fig. 1 – Variation of threshold voltage (V_{th}) versus Silico – Oxide thickness t_{ox} for different grain size D when $V_{ds} = 0$ V

Further investigations, shown in Figure 2, reveal that the threshold voltage increases non-linearly with doping concentration (N) for different values of grain size (D). On the basis of these calculations, the threshold voltage for Double Gate Poly Si MOSFET, with large grain size (D), is found to approach the single crystal value.

4. CONCLUSION

An analytical expression for threshold voltage (V_{th}) has been forwarded in terms of simple device parameters. The effect of grain size on the threshold voltage for DG Poly Si MOSFET has been explored. The formula is useful in explaining the effects of doping concentration, interface trap state density and field penetration from drain to source on the threshold voltage of the




Fig. 2 – Variation of threshold voltage (V_{th}) versus Doping concentration (N) for different grain size D when $V_{ds} = 0 \text{ V}$

device. It may finally be forwarded that to have DG Poly Si MOSFET with larger values of threshold voltage, one must either increase the interface trap state density or apply a negative bias on back gate.

REFERENCES

1. C.H. Shih, J.S. Wang, *IEEE Electr. Device L.* **30**, 278 (2009).
2. J.W. Han, C. Kim, Y.K. Choi, *IEEE T. Electron. Dev.* **55**, 1472 (2008).
3. A. Sehgal, T. Mangla, M. Gupta, R.S. Gupta, *proc. of ASID'06*, 2006, New Delhi, India.
4. F.T. Chien, C.N. Liao, C.M. Fang, Y.T. Tsai, *IEEE T. Electron. Dev.* **56**, 441 (2009).
5. F. Lime, B. Iniguez, O. Moldovan, *IEEE T. Electron. Dev.* **55**, 1441 (2008).
6. J.B. Roldan, A. Godoy, F. Gamiz, M. Balaguer, *IEEE T. Electron. Dev.* **55**, 411 (2008).
7. J.A. Lopez-Villanueva, F. Gamiz, J. Banquri, A.J. Palma, *IEEE T. Electron. Dev.* **47**, 141 (2000).
8. A.O. Conde, F.J.G. Sanchez, M. Guzman, *Solid State Electron.* **47**, 2067 (2003).
9. M. Chandra, R. Kumar, B.P. Tyagi, *National Seminar on Nano- Sized Semiconductor Materials*, 2009, Pune, India.
10. C.H. Kim, K.S. Sohn, *J. Korean Phys. Soc.* **28**, 620 (1995).
11. B.P. Tyagi, K. Sen, *phys. stat. sol. A* **85**, 603 (1984).
12. A.E. Parker, *Ph.D. Dissertation, University of Sydney* (1990).
13. C.J. Zhao, J.F. Jhang, J.N. Ellis, C.D. Beech, *J Appl. Phys.* **90**, 328 (2001).
14. V. Tilak, K. Matocha, G. Dume, E.O. Sveingbjornsson, *IEEE T. Electron. Dev.* **56**, 162 (2009).
15. S. Zaman, E.E. Parker, *3rd International conference on electrical and Computer engineering IGECE 2004*, 2004, Dhaka, Bangladesh.
16. S. Chopra, R.S. Gupta, *Microelectron. Eng.* **54**, 263 (2000).