Modeling of Field Effect Mobility Using Grain Boundaries on Nanocrystalline Silicon Thin-Film Transistor (nc-Si TFT)

Abhishek Mukherjee, Prachi Sharma, Navneet Gupta*

Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science, Pilani-Campus, Rajasthan, 333031 India

(Received 19 July 2013; published online 31 January 2014)

This work presents the effect of grain boundaries in nanocrystalline silicon thin-film transistors (nc-Si TFT). In this study, it is assumed that the nanocrystalline silicon film which is used as the channel material in TFT consists of grain boundaries perpendicular as well as parallel to the carrier flow. Analytical model for mobility due to perpendicular GBs ($\mu_{\text{perp}}$) and mobility due to parallel GBs ($\mu_{\text{parad}}$) are developed separately and then the overall (effective) mobility, $\mu_{\text{eff}}$, is calculated incorporating both type of GBs. Thereafter the overall (effective) mobility $\mu_{\text{eff}}$ and drain current are plotted as a function of gate voltage. The trend observed from the theoretical plot of drain current versus gate voltage is in agreement with the experimentally observed trend.

Keywords: Grain boundaries, Nanocrystalline silicon, TFT.

PACS number: 85.30.De

1. INTRODUCTION

High field effect mobility thin film transistors find immense application in active matrix liquid crystal display (AMLCD) or active matrix organic light emitting diode (AMOLED) displays [1, 2]. Amorphous silicon is easily deposited over large areas at low deposition temperatures (below 450 °C) but it suffers degradation under bias stress and under illumination. To avoid this problem, amorphous silicon is converted to polycrystalline silicon using high temperature thermal annealing. Polycrystalline silicon is more stable but its fabrication requires expensive substrates due to high temperature processes. Nanocrystalline silicon has properties in between amorphous and polycrystalline silicon. Low temperature (below 150 °C) deposition techniques have been proposed [3] for nanocrystalline silicon. At the same time, nanocrystalline silicon is much more stable than amorphous silicon due to a lower density of states. Thus by combining the advantages of both amorphous and polycrystalline silicon, nanocrystalline silicon becomes extremely well suited for fabrication of thin film transistors for the applications described earlier.

The effect of grain boundaries (GBs) on the carrier transport of polycrystalline silicon TFT have been discussed by various researchers [4-6], but the effect of GBs on nc-Si TFT were hardly reported [7].

This paper is organized as follows: In section 2, the modeling of transverse (perpendicular) and longitudinal (parallel) GBs are reported. Section 3 provides the results and discussion based on the developed model. The last section, section 4 concludes the study given in the paper.

2. THEORY AND MODEL

Figure 1 shows the perpendicular grain boundaries as well as the energy band diagram along the length of the channel of an enhancement type n-channel device (p-substrate). In the figure $D_0$ is the grain size, $D_{GB}$ is the size of the grain boundary, $D_h$ is the width of the depletion region ($D_{OS} << D_0$). The grain boundaries contain trap states which trap electrons, thereby leading to a reduction in effective hole concentration in the grain boundaries. Difference in hole concentration between the bulk and the grain boundaries leads to band bending at the grain boundaries. $\Psi_B$ represents the amount of band bending at the grain boundary.

Let $R_{G, \text{perp}}$ represent the resistance of a single grain, $R_{GB, \text{perp}}$ represent the resistance of a grain boundary, $n_{G, \text{perp}}$ represent the number of grains.

Fig. 1 – (Top) Cross-section in presence of perpendicular (transverse) grain boundary. The shaded regions represent the grain boundaries. (Bottom) Energy band diagram along the length of the nanocrystalline silicon film.

*ngupta@pilani.bits-pilani.ac.in
Assuming that the grains and grain boundaries together form a series combination of resistances along the channel from source to drain, the total channel resistance \( R_{T, \text{perp}} \) is given by

\[
R_{T, \text{perp}} = n_G R_G + (n_G - 1) R_{GB, \text{perp}}
\]

where, \( n_G \), \( R_G \), \( R_{GB, \text{perp}} \) are the number of grains, the resistance of the grain, and the resistance of the grain boundaries respectively.

Substituting these values in eq. (1),

\[
\frac{D}{A \sigma_{\text{eff, perp}}} = \frac{n_G D_G}{A \sigma_G} + \frac{(n_G - 1)D_{GB}}{A \sigma_{GB}}
\]

Let \( N \) be the hole concentration in the bulk of the grain.

\[\sigma_{\text{eff, perp}} = qN \mu_G \text{ and } \sigma_0 = qN \mu_i \]

\[\sigma_{GB} = (q \mu_{GB}) n \exp((E_i - E_F) / kT)\]

where \( \mu_G \) and \( \mu_{GB} \) represent the mobility of the grain and grain boundaries respectively and \( \sigma_0 \) and \( \sigma_{GB} \) represent the conductivity of the grain and grain boundaries respectively.

Now eq. (2) becomes,

\[
\frac{n_G D_G}{A qN \mu_G} = \frac{n_G D_G}{A qN \mu_G} + \frac{(n_G - 1)D_{GB}}{A qN \mu_{GB}} \exp\left(-\frac{q \Psi_B}{kT}\right)
\]

Solving eq. (4) for \( \mu_{\text{perp}} \) we get

\[
\mu_{\text{perp}} = \frac{\mu_G}{1 + \frac{(n_G - 1) \mu_{GB} D_{GB}}{n_G \mu_G D_G} \exp\left(-\frac{q \Psi_B}{kT}\right)}
\]

where the potential barrier height is related to the gate voltage by [4]

\[
\Psi_B = \frac{q^2 N_{T} \epsilon_0 \ell_t}{8 \epsilon_0 C_{ox} (V_G - V_F)}
\]

where \( N_{T} \) is the trap state density and \( \ell_t \) is the thickness of the nano crystalline silicon film, \( \epsilon_0 \) is the permittivity of silicon, \( C_{ox} \) is the oxide capacitance per unit area.

Now assuming that channel also consists of parallel (longitudinal) GBs which are shown in figure 2. Assuming that \( t_G \) is the thickness of a single grain and \( t_{GB} \) is the thickness of a grain boundary. As in the case of perpendicular GBs, the trapping of electrons at GBs leads to reduction of hole concentration in the GBs, resulting in band bending at the grain boundaries. It is assumed that the extent of band bending at the GBs (\( \Psi_B \)) is the same as in the perpendicular case.

\[
\frac{1}{R_{T, \parallel}} = \frac{n_G \mu_G}{R_G} + \frac{(n_G - 1) \mu_{GB} D_{GB}}{R_{GB, \parallel}}
\]

which gives the parallel mobility as

\[
\mu_{\parallel} = \frac{\mu_G D_G}{1 + \frac{\mu_{GB} D_{GB}}{n_G \mu_G} \exp\left(-\frac{q \Psi_B}{kT}\right)}
\]

The effective field effect mobility (\( \mu_{FE} \)) can be obtained from the following relation

\[
\frac{1}{\mu_{FE}} = \frac{1}{\mu_{\text{perp}}} + \frac{1}{\mu_{\parallel}}
\]

The mobility (\( \mu_{FE} \)) calculated by the above model is used to calculate the drain current in saturation using the equation

\[
I_D = \frac{\mu_{FE} \epsilon_0 C_{ox} Z (V_G - V_F)^2}{2D}
\]

3. RESULTS AND DISCUSSION

Table 1 shows the typical values of the model parameters used in the calculations [8]. Figure 3 and 4 illustrate the calculated values of effective field effect mobility and drain current as a function of gate voltage at room temperature. It is observed that effective field effect mobility and hence the drain current increases rapidly with the increase in gate voltage which is due to the gate-induced barrier lowering effects. Also as \( N \) increases, barrier potential will de-
crease. This means that available carriers for transport will increase hence it decreases the trap states at the oxide-silicon interface of nc-Si TFT. This effect results in an increase in the channel mobility which in turn increases the drain current.

Figure 5 shows the experimental values of drain current versus gate voltage taken from Teng and Anderson [8] in saturation region and at a drain voltage, $V_D = 9 \text{ V}$. 

Table 1 – Parameters used in the study [8]

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>$D_{GB}/D_G$</td>
<td>0.1</td>
</tr>
<tr>
<td>$t_{GB}/t_G$</td>
<td>0.1</td>
</tr>
<tr>
<td>$\mu_G$</td>
<td>$203 \text{ cm}^2/\text{V-s}$</td>
</tr>
<tr>
<td>$\mu_{GB}$</td>
<td>$0.3 \text{ cm}^2/\text{V-s}$</td>
</tr>
<tr>
<td>$t_G$</td>
<td>90 nm</td>
</tr>
<tr>
<td>$D_G$</td>
<td>25 nm</td>
</tr>
<tr>
<td>$l_G$</td>
<td>25 nm</td>
</tr>
<tr>
<td>$Z/D$</td>
<td>$200 \mu\text{m} / 25 \mu\text{m}$</td>
</tr>
<tr>
<td>$t_{ox}$</td>
<td>150 nm</td>
</tr>
<tr>
<td>$V_T$</td>
<td>3 V</td>
</tr>
</tbody>
</table>

Fig. 3 – Computed variation of field effect mobility with gate voltage at room temperature

It is observed that the trend of the experimental values are same as that of the computed values using developed analytical model, however the deviation from the actual values are attributed due to the fact that the actual device may have affected from various other effects such as channel length modulation, drain induced barrier lowering and impact ionization which may be further incorporated to strengthen the present model.

4. CONCLUSION

This work proposed the development of an analytical mobility model for nanocrystalline silicon thin film transistors considering the effects of perpendicular and parallel GBs. The mobility is then used to calculate the drain current. The trend obtained is in agreement with the experimentally observed trend.

REFERENCES