Synthesis of Cerium Dioxide High-k Thin Films as a Gate Dielectric in MOS Capacitor

Anil G. Khairnar, Y.S. Mhaisagar, A.M. Mahajan*

Department of Electronics, North Maharashtra University Jalgaon, 425001, Maharashtra, India

(Received 24 December 2012; revised manuscript received 04 July 2013; published online12 July 2013)

In the present study, the Al/CeO₂/p-Si MOS capacitor was fabricated by depositing the Aluminium (Al) metal layer by thermal evaporation technique on sol-gel derived CeO₂ high-k thin films on p-Si substrate. The deposited CeO₂ films were characterized by Ellipsometer to study the refractive index that is determined to be 3.62. The FTIR analysis was carried out to obtain chemical bonding characteristics. Capacitance-voltage measurements of Al/CeO₂/p-Si MOS capacitor were carried out to determine the dielectric constant, equivalent oxide thickness (EOT) and flat band shift (V_{FB}) for the deposited CeO₂ film of 16.22, 1.62 nm and 0.7 V respectively. The conductance voltage curve was used to determine the interface trap density (Dit) at the CeO₂/p-Si interface that is calculated to be 1.29×10^{13} cm⁻² eV⁻¹ for measurement frequency of 500 kHz.

Keywords: High-k, CeO₂, Gate dielectric, Sol-gel, XRD, FTIR.

PACS numbers: 77.55. + f, 81.20.Fw, 68.37, Hk, 85.30.Tv, 84.37. + q.

1. INTRODUCTION

The scaling of devices in current ultra large scale integrated (ULSI) circuits reached to a limit where SiO₂ gate dielectrics has been replaced by alternate high dielectric constant (high-k) oxides in order to overcome the gate delay and other related issues [1-3]. It is clear from the development of high-k materials that only replacing the gate insulator may not be sufficient for device scaling. Hence, the research is focused on developing the novel high-k/metal gate (HK/MG) stacks in order to enhance the performance of the devices. The poly depletion effects and the V_t pinning at the high-k/polysilicon interface can be eliminated while providing higher channel mobilities by selecting a compatible metal gate electrode with the high-k gate dielectric material [4] by finding dual-band edge metals that are compatible with the high-k dielectric. The high-k materials used in gate stack must have high permeability, thermal stability, good quality of film and interface property, processing and material compatibility with fabrication of CMOS devices and long term reliability [5]. Sol-gel technology allows the deposition of thin films of controlled thickness with the additional advantage that, it is also possible to dope them with a large variety of organic and inorganic compounds, substantially increasing the range of possible applications in many fields of science and technology [6-7]. Stable chemical properties, compatibility with silicon, ease of processing, high oxygen diffusivity and high dielectric constant with low leakage current density make CeO₂ remarkable as gate dielectrics for MOS devices [8, 9, 10], an electrolyte material for integrated solid oxide fuel cells (SOFC) and buffer layers between silicon and other functional ceramics, such as PbTiO₃ and Pb (Zr,Ti)O₃ [11]. However, it has been consistently observed that high-k based MOSFETs have problems such as reduced mobility of electronic carriers in the transistor channel, difficulty in setting the threshold voltage for both PMOS and NMOS devices, (V_{th}) instability, and other device reliability problems [12-13]. Further improvement requires a fundamental under-

2. METHODS AND MATERIALS

Cerium oxide thin films have been deposited on precleaned p-Si (100) substrates by the Sol-gel spin coating technique wherein, the Cerium (III) chloride heptahydrate is used as a source of Ce with ethanol as a solvent. The citric acid is used to accelerate the rate of reaction. Solution was prepared by using 2.5 g of cerium chloride heptahydrate (make-Himedia) in 30 ml ethanol as solvent, citric acid (Fisher scientific) has been added in dissimilar mole ratios so that transparent deposition solutions containing cerium chloride heptahydrate (CeCl₃.7H₂O) and citric acid in 1:0 and 1:5 mole ratios are prepared by stirring the mixture for half an hour. Prepared solution was used for deposition by spin coating on commercially available pre-cleaned Si (100) wafers, rotated at 5000 rpm for the duration of 30 s and subsequently these spin coated films were annealed for 5 min in an open air electric furnace at 250 °C in air for densification. Deposited films were characterized by ellipsometer (Philips SD-1000), XRD (Rigeku Miniflex) and Fourier transforms infrared spectroscopy (Nicolet 380). The Al/CeO2/p-Si MOS capacitor was formed by depositing Aluminium (Al) metal with electrode area of 3.14×10^{-4} cm² on the deposited CeO₂ film by the thermal evaporation technique. The back contact was formed by etching the backside native oxide with the help of buffered hydrofluoric acid. Capacitance-Voltage (Agilent 4284A LCR meter) measurement was carried out to investigate the dielectric constant, EOT, flat-band shift etc.

2077-6772/2013/5(3)03002(3)

standing of these phenomena. The MOS capacitor applications using CeO_2 thin films as a high-k oxide, deposited by metal organic decomposition (MOD) on Si, 4H-SiC, GaN have been recently reported by other researchers [14, 15, 16]. In this investigation, the Al / CeO₂ / p-Si MOS capacitors were fabricated by depositing Al on sol gel deposited CeO₂ thin films. The expe-rimental work carried out for CeO₂ thin films deposition is described in second part of the paper. The results are discussed in third part and the fourth part concludes the paper.

^{*} ammahajan@nmu.ac.in

3. EXPERIMENTAL RESULTS AND DISCUSSION

3.1 Fourier-transform infrared spectroscopy (FTIR)



Fig. 1 – FTIR spectra of deposited CeO₂ film

The FTIR analysis was carried out to obtain information about chemical bonding characteristics using the FTIR spectrometer. The Fig. 1 shows the IR spectra of the deposited CeO₂ thin film. The spectrum is shown in range 500-800 cm⁻¹. The spectrum shows the existence of Ce oxide phases. The peaks from 500-800 cm⁻¹ are due to presence of Ce-O bond [17]. In the present spectra of the CeO₂ film, the Si-O band appears at 1050 cm⁻¹ (not shown in the spectra) the broad O-H bond has been detected at 3402 cm⁻¹ (not shown in the spectra) may be due to the presence of moisture, however, it can be reduced by annealing the deposited CeO₂ films at higher annealing temperatures.

3.2 Ellipsometer

The deposited films were characterized by Ellipsometer to study the thickness and refractive index profile of the films. The equivalent oxide thickness (EOT) of the deposited film is calculated using the relation EOT = $(3.9 \times t_{high-k}) / k_{high-k}$. The effect of variation in mole ratio of citric acid on thickness of deposited CeO₂ film has been observed to be noteworthy and the EOT determined for the deposited CeO_2 thin films is 1.19 and 1.79 nm, for the physical thickness of 4.94 nm and 7.44 nm for 1:1.0 and 1:1.5 molar ratio respectively. The refractive index of the deposited CeO_2 film has been measured using the Ellipsometer at the visible wavelength of 632.8 nm is 3.615. It was studied that solutions containing larger citric acid amount produce thicker films due to citric acid's ability to promote sol's gelation [18]. Citric acid facilitates the dissolution process of cerium chloride in ethanol due to a unidentate complex formation between the cerium cation (Ce₃₊) and the COO- group of citric acid, thereby leading to highly homogeneous and uniform films as reported by A. Verma et al. [19].

3.3 XRD

The crystal structure of the film is verified with the X-ray diffraction (XRD); Fig. 2 shows the XRD spectra of CeO_2 film. CeO_2 peaks with JCPDS card no. 81-0792 were detected. Two diffraction peaks, which were as-



cribed to cubic phases of CeO_2 , were detected at (111) and (222). These peaks are in well agreement with the

CeO₂ films deposited by MOD [10].

Fig. 2 – XRD spectra of deposited CeO₂ film

3.4 Capacitance-Voltage (C-V) characteristics

Al/CeO₂/p-Si MOS capacitor was characterized by the Agilent 4284A LCR meter for the measurements of electrical properties of the fabricated MOS structure. A typical C-V characteristics curve of MOS structure is shown in the Fig. 3. The dielectric constant determined from accumulation capacitance of CV curve, physical thickness of CeO₂ layer and electrode area of 3.14×10^{-4} cm² obtained at 500 kHz is 16.22. This k value is lower than the ideal (k = 26) may be due to the growth of low-k interface layer between substrate (p-Si) and high-k (CeO₂) during annealing in the open air furnace. There is a slight negative shift (0.7-0.8 V) in the flat-band voltage (V_{FB}) , which indicates the presence of positive fixed charges near the CeO₂ / Si interface. The value of interface trap density (D_{il}) is determined from the parallel capacitance conductance model using C-V and conductance- voltage (G-V) curves of Fig. 3 and 4 as previously reported by Khairnar et al. [20].



Fig. 3 - C-V characteristics of the Al/CeO₂/Si MOS capacitor

The value of Dit for 500 kHz frequency is found to be 1.29×10^{13} cm⁻² eV⁻¹. The D_{it} value obtained in this work is slightly higher as compared with that reported by W.F. Lim et al. [15] for CeO₂ in the range of 10^{12} to



Fig. $4 - C \cdot V$ characteristics of the Al/CeO₂/Si MOS capacitor



Fig. 5 - Variation of dielectric constant with measurement frequency

 $10^{13} \text{ eV}^{-1} \text{ cm}^{-2}$. The obtained value of D_{it} can be minimized further by annealing these CeO₂ films at higher

REFERENCES

- Stephen Hall, Octavian Buiu, Ivona Z. Mitrovic, Yi Lu, and William M. Davey, J. Telecommun. Inform. Technol. 2, 33 (2007).
- A.M. Mahajan, A.G. Khairnar, B.J. Thibeault, J. Nano-Electron. Phys. 3, 647 (2011).
- Jinwoo Kim, Seokhoon Kim, Hyunseok Kang, Jihoon Choi, and Hyeongtag Jeon, Sungkwun Back, Kyungdong Yoo, Choelhwyi Bae, J. Appl. Phys. 98, 094504 (2005).
- Chris Auth, Mark Buehler, Annalisa Cappellani, Chi-hing Choi, Gary Ding, Weimin Han, Subhash Joshi, Brian McIntyre, Matt Prince, Pushkar Ranade, Justin Sandford, Christopher Thomas, *Intel Techn. J.* 12 (2) 77 (2008).
- Supratik Guha, Vijay Narayanan, Ann. Rev. Mater. Res. 39, 181 (2009).
- Z.J. Wang, T. Kumagai, H. Kokawa, M. Ichiki, R. Maeda, J. Electroceram. 21, 499 (2008).
- J. Tardy, M. Erouel, A.L. Deman, A. agnaire, V. Teodorescu, M.G. Blanchin, B. Canut, A. Barau, M. Zaharescu, *Microelectron. Reliab.* 47, 372 (2007).
- Gregory K.L. Goh, Christine S.S. Tay Kelvin Y.S. Chan, N. Gosvami, J. Electroceram. 16, 575 (2006).
- Miyuki Kouda, Kiichi Tachi, Kuniyuki Kakushima, Parhat Ahmet, Kazuo Tsutsui, Nabuyuki Sugii, Arun Chandorkar, Takeo Hattori, H. Iwai, *ECS. Trans.* 16, 153 (2008).

annealing temperatures. The dependence of the dielectric constant of the deposited films on the measurement frequency is shown in figure 5. It is observed that the dielectric constant decreases with increase in the measurement frequency [11]. This decrease in k value due to the fact that, the dielectric constant is the function of capacitance and capacitance is the function of measurement frequency.

4. CONCLUSIONS

The FTIR spectra clearly show the presence of the CeO₂ film, deposited by sol-gel spin coating technique in the range of 500-800 cm⁻¹. The XRD shows the crystalline structure of deposited CeO₂ films. The Dit value results in slight leakage in current but that can be controlled with annealing films at higher temperature. We have determined dielectric constant of 16.22 and EOT of 1.62 nm for the deposited CeO_2 film with 1:1.5 mole ratios. Therefore, based on the aforementioned properties, like higher dielectric constant, the desired structural and compositional properties, the deposited CeO₂ thin film with 1:1.5 mole ratio of cerium chloride heptahydrate citric acid can be a promising alternative highk gate dielectric layer to replace conventional SiO₂ for advanced gate stack in advanced HK/MG stack technology.

ACKNOWLEDGEMENT

A. G. Khairnar is thankful to CSIR New Delhi, India for providing senior research fellowship for carrying out this work (vide File No. 09/728(0029)/2012-EMR-I). The financial support from University Grants Commission (UGC), New Delhi, India, vide F. No. 36-181/2008(SR) is greatly acknowledged.

- Hock Jin Quah, Kuan Yew Cheong, Zainuriah Hassan, and Zainovia Lockman, *IEEE T. Electron Dev.* 58, 122 (2011).
- Jyrki Lappalainen, Harry L. Tuller, Vilho Lantto, J. Electroceram. 13, 129 (2004).
- E.P. Gusev, V. Narayanan, M.M. Frank, *IBM J. Res. Dev.* 50, 387 (2006).
- M. Houssa, L. Pantisano, L.-A. Ragnarsson, R. Degraeve, T. Schram, G. Pourtois, S. De Gendt, G. Groeseneken, M.M. Heyns, *Mat. Sci. Eng. R* 51, 37 (2006).
- H.J. Quah, K.Y. Cheong, Z. Hassan, Z. Lockman, F.A. Jasni, W.F. Lim, J. Electrochem. Soc. 157, H6 (2010).
- W.F. Lim, K.Y. Cheong, and Z. Lockman, *Appl. Phys. A* 103, 1067 (2011).
- H.J. Quah, W.F. Lim, K.Y. Cheong, Z. Hassan, and Z. Lockman, J. Cryst. Growth 326, 2 (2011).
- Aniruddha Panda, PhD thesis "Preparation and characterization of mesoporous CeO₂-ZrO₂ nanopowders using dodecylamine and sodium dodecyl sulfate as surfactant", Department of Chemistry National Institute of Technology Rourkela, Orissa.
- W. Weng, G. Han, P. Du & G. Shen, *Mater. Chem. Phys.* 74, 92 (2002).
- A. Verma, A.K. Bakhshi & S.A. Agnihotry, *Sol. Energ. Mater. Sol. C* **90**, 1640 (2006).
- A.G. Khairnar, A.M. Mahajan, *Solid-State Sci.* 15, 24 (2013).