Synthesis of Cerium Dioxide High-k Thin Films as a Gate Dielectric in MOS Capacitor

Anil G. Khairnar, Y.S. Mhaisagar, A.M. Mahajan*

Department of Electronics, North Maharashtra University Jalgaon, 425001, Maharashtra, India

(Received 24 December 2012; revised manuscript received 04 July 2013; published online 12 July 2013)

In the present study, the Al/CeO$_2$ / p-Si MOS capacitor was fabricated by depositing the Aluminium (Al) metal layer by thermal evaporation technique on sol-gel derived CeO$_2$ high-k thin films on p-Si substrate. The deposited CeO$_2$ films were characterized by Ellipsometer to study the refractive index that is determined to be 3.62. The FTIR analysis was carried out to obtain chemical bonding characteristics. Capacitance-voltage measurements of Al/CeO$_2$/p-Si MOS capacitor were carried out to determine the dielectric constant, equivalent oxide thickness (EOT) and flat band shift (VFB) for the deposited CeO$_2$ film of 16.22, 1.62 nm and 0.7 V respectively. The conductance voltage curve was used to determine the interface trap density (Dit) at the CeO$_2$/p-Si interface that is calculated to be $1.29 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ for measurement frequency of 500 kHz.

Keywords: High-k, CeO$_2$, Gate dielectric, Sol-gel, XRD, FTIR.

PACS numbers: 77.55. + f, 81.20.Fw, 68.37. Hk, 85.30.Tv, 84.37. + q.

1. INTRODUCTION

The scaling of devices in current ultra large scale integrated (ULSI) circuits reached to a limit where SiO$_2$ gate dielectrics has been replaced by alternate high dielectric constant (high-k) oxides in order to overcome the gate delay and other related issues [1-3]. It is clear from the development of high-k materials that only replacing the gate insulator may not be sufficient for device scaling. Hence, the research is focused on developing the novel high-k / metal gate (HK/MG) stacks in order to enhance the performance of the devices. The polyelephant effects and the $V_t$ pinning at the high-k/poly-silicon interface can be eliminated while providing higher channel mobilities by selecting a compatible metal gate electrode with the high-k gate dielectric material [4] by finding dual-band edge metals that are compatible with the high-k dielectric. The high-k materials used in gate stack must have high permeability, thermal stability, good quality of film and interface property, processing and material compatibility with fabrication of CMOS devices and long term reliability [5]. Sol-gel technology allows the deposition of thin films of controlled thickness with the additional advantage that, it is also possible to dope them with a large variety of organic and inorganic compounds, substantially increasing the range of possible applications in many fields of science and technology [6-7]. Stable chemical properties, compatibility with silicon, ease of processing, high oxygen diffusivity and high dielectric constant with low leakage current density make CeO$_2$ remarkable as gate dielectrics for MOS devices [8, 9, 10], an electrolyte material for integrated solid oxide fuel cells (SOFC) and buffer layers between silicon and other functional ceramics, such as PbTiO$_3$ and Pb (Zr,Ti)O$_3$ [11]. However, it has been consistently observed that high-k based MOSFETs have problems such as reduced mobility of electronic carriers in the transistor channel, difficulty in setting the threshold voltage for both PMOS and NMOS devices, ($V_{th}$) instability, and other device reliability problems [12-13]. Further improvement requires a fundamental understanding of these phenomena. The MOS capacitor applications using CeO$_2$ thin films as a high-k oxide, deposited by metal organic decomposition (MOD) on Si, 4H-SiC, GaN have been recently reported by other researchers [14, 15, 16]. In this investigation, the Al / CeO$_2$ / p-Si MOS capacitors were fabricated by depositing Al on sol gel deposited CeO$_2$ thin films. The expe-rimental work carried out for CeO$_2$ thin films deposition is described in second part of the paper. The results are discussed in third part and the fourth part concludes the paper.

2. METHODS AND MATERIALS

Cerium oxide thin films have been deposited on pre-cleaned p-Si (100) substrates by the Sol-gel spin coating technique wherein, the Cerium (III) chloride heptahydrate is used as a source of Ce with ethanol as a solvent. The citric acid is used to accelerate the rate of reaction. Solution was prepared by using 2.5 g of cerium chloride heptahydrate (make-Himedia) in 30 ml ethanol as solvent, citric acid (Fisher scientific) has been added in dissimilar mole ratios so that transparent deposition solutions containing cerium chloride heptahydrate (CeCl$_3$.7H$_2$O) and citric acid in 1:0 and 1:5 mole ratios are prepared by stirring the mixture for half an hour. Prepared solution was used for deposition by spin coating on commercially available pre-cleaned Si (100) wafers, rotated at 5000 rpm for the duration of 30 s and subsequently these spin coated films were annealed for 5 min in an open air electric furnace at 250 °C in air for densification. Deposited films were characterized by ellipsometer (Philips SD-1000), XRD (Rigaku Miniflex) and Fourier transforms infrared spectroscopy (Nicolet 380). The Al/CeO$_2$/p-Si MOS capacitor was formed by depositing Aluminium (Al) metal with electrode area of $3.14 \times 10^{-4}$ cm$^2$ on the deposited CeO$_2$ film by the thermal evaporation technique. The back contact was formed by etching the backside native oxide with the help of buffered hydrofluoric acid. Capacitance-Voltage (Agilent 4284A LCR meter) measurement was carried out to investigate the dielectric constant, EOT, flat-band shift etc.

* ammahajan@nmu.ac.in

(Received 24 December 2012; revised manuscript received 04 July 2013; published online 12 July 2013)

1. INTRODUCTION

The scaling of devices in current ultra large scale integrated (ULSI) circuits reached to a limit where SiO$_2$ gate dielectrics has been replaced by alternate high dielectric constant (high-k) oxides in order to overcome the gate delay and other related issues [1-3]. It is clear from the development of high-k materials that only replacing the gate insulator may not be sufficient for device scaling. Hence, the research is focused on developing the novel high-k / metal gate (HK/MG) stacks in order to enhance the performance of the devices. The polyelephant effects and the $V_t$ pinning at the high-k/poly-silicon interface can be eliminated while providing higher channel mobilities by selecting a compatible metal gate electrode with the high-k gate dielectric material [4] by finding dual-band edge metals that are compatible with the high-k dielectric. The high-k materials used in gate stack must have high permeability, thermal stability, good quality of film and interface property, processing and material compatibility with fabrication of CMOS devices and long term reliability [5]. Sol-gel technology allows the deposition of thin films of controlled thickness with the additional advantage that, it is also possible to dope them with a large variety of organic and inorganic compounds, substantially increasing the range of possible applications in many fields of science and technology [6-7]. Stable chemical properties, compatibility with silicon, ease of processing, high oxygen diffusivity and high dielectric constant with low leakage current density make CeO$_2$ remarkable as gate dielectrics for MOS devices [8, 9, 10], an electrolyte material for integrated solid oxide fuel cells (SOFC) and buffer layers between silicon and other functional ceramics, such as PbTiO$_3$ and Pb (Zr,Ti)O$_3$ [11]. However, it has been consistently observed that high-k based MOSFETs have problems such as reduced mobility of electronic carriers in the transistor channel, difficulty in setting the threshold voltage for both PMOS and NMOS devices, ($V_{th}$) instability, and other device reliability problems [12-13]. Further improvement requires a fundamental understanding of these phenomena. The MOS capacitor applications using CeO$_2$ thin films as a high-k oxide, deposited by metal organic decomposition (MOD) on Si, 4H-SiC, GaN have been recently reported by other researchers [14, 15, 16]. In this investigation, the Al / CeO$_2$ / p-Si MOS capacitors were fabricated by depositing Al on sol gel deposited CeO$_2$ thin films. The expe-rimental work carried out for CeO$_2$ thin films deposition is described in second part of the paper. The results are discussed in third part and the fourth part concludes the paper.

2. METHODS AND MATERIALS

Cerium oxide thin films have been deposited on pre-cleaned p-Si (100) substrates by the Sol-gel spin coating technique wherein, the Cerium (III) chloride heptahydrate is used as a source of Ce with ethanol as a solvent. The citric acid is used to accelerate the rate of reaction. Solution was prepared by using 2.5 g of cerium chloride heptahydrate (make-Himedia) in 30 ml ethanol as solvent, citric acid (Fisher scientific) has been added in dissimilar mole ratios so that transparent deposition solutions containing cerium chloride heptahydrate (CeCl$_3$.7H$_2$O) and citric acid in 1:0 and 1:5 mole ratios are prepared by stirring the mixture for half an hour. Prepared solution was used for deposition by spin coating on commercially available pre-cleaned Si (100) wafers, rotated at 5000 rpm for the duration of 30 s and subsequently these spin coated films were annealed for 5 min in an open air electric furnace at 250 °C in air for densification. Deposited films were characterized by ellipsometer (Philips SD-1000), XRD (Rigaku Miniflex) and Fourier transforms infrared spectroscopy (Nicolet 380). The Al/CeO$_2$/p-Si MOS capacitor was formed by depositing Aluminium (Al) metal with electrode area of $3.14 \times 10^{-4}$ cm$^2$ on the deposited CeO$_2$ film by the thermal evaporation technique. The back contact was formed by etching the backside native oxide with the help of buffered hydrofluoric acid. Capacitance-Voltage (Agilent 4284A LCR meter) measurement was carried out to investigate the dielectric constant, EOT, flat-band shift etc.

* ammahajan@nmu.ac.in

(Received 24 December 2012; revised manuscript received 04 July 2013; published online 12 July 2013)
3. EXPERIMENTAL RESULTS AND DISCUSSION

3.1 Fourier-transform infrared spectroscopy (FTIR)

The FTIR analysis was carried out to obtain information about chemical bonding characteristics using the FTIR spectrometer. The Fig. 1 shows the IR spectra of the deposited CeO$_2$ thin film. The spectrum is shown in range 500-800 cm$^{-1}$. The spectrum shows the existence of Ce oxide phases. The peaks from 500-800 cm$^{-1}$ are due to presence of Ce-O bond [17]. In the present spectra of the CeO$_2$ film, the Si-O band appears at 1050 cm$^{-1}$ (not shown in the spectra) the broad O-H bond has been detected at 3402 cm$^{-1}$ (not shown in the spectra) may be due to the presence of moisture, however, it can be reduced by annealing the deposited CeO$_2$ films at higher annealing temperatures.

3.2 Ellipsometer

The deposited films were characterized by Ellipsometer to study the thickness and refractive index profile of the films. The equivalent oxide thickness (EOT) of the deposited film is calculated using the relation \( \text{EOT} = (3.9 \times \text{t}_{\text{high-k}}) / \text{k}_{\text{high-k}} \). The effect of variation in mole ratio of citric acid on thickness of deposited CeO$_2$ film has been observed to be noteworthy and the EOT determined for the deposited CeO$_2$ thin films is 1.19 and 1.79 nm, for the physical thickness of 4.94 nm and 7.44 nm for 1:1.0 and 1:1.5 molar ratio respectively. The refractive index of the deposited CeO$_2$ film has been measured using the Ellipsimeter at the visible wavelength of 632.8 nm is 3.615. It was studied that solutions containing larger citric acid amount produce thicker films due to citric acid’s ability to promote sol’s gelation [18]. Citric acid facilitates the dissolution process of cerium chloride in ethanol due to a unidentate complex formation between the cerium cation (Ce$^{3+}$) and the COO- group of citric acid, thereby leading to highly homogeneous and uniform films as reported by A. Verma et al. [19].

3.3 XRD

The crystal structure of the film is verified with the X-ray diffraction (XRD); Fig. 2 shows the XRD spectra of CeO$_2$ film. CeO$_2$ peaks with JCPDS card no. 81-0792 were detected. Two diffraction peaks, which were ascribed to cubic phases of CeO$_2$, were detected at (111) and (222). These peaks are in well agreement with the CeO$_2$ films deposited by MOD [10].

3.4 Capacitance-Voltage (C-V) characteristics

Al/ceO$_2$/p-Si MOS capacitor was characterized by the Agilent 4284A LCR meter for the measurements of electrical properties of the fabricated MOS structure. A typical C-V characteristics curve of MOS structure is shown in the Fig. 3. The dielectric constant determined from accumulation capacitance of CV curve, physical thickness of CeO$_2$ layer and electrode area of $3.14 \times 10^{-4}$cm$^2$ obtained at 500 kHz is 16.22. This k value is lower than the ideal ($k = 26$) may be due to the growth of low-k interfacial layer between substrate (p-Si) and high-k (CeO$_2$) during annealing in the open air furnace. There is a slight negative shift (0.7-0.8 V) in the flat-band voltage ($V_{fb}$), which indicates the presence of positive fixed charges near the CeO$_2$ / Si interface. The value of interface trap density ($D_i$) is determined from the parallel capacitance conductance model using C-V and conductance- voltage (G-V) curves of Fig. 3 and 4 as previously reported by Khairnar et al. [20].

03002-2
SYNTHESIS OF CERIUM DIOXIDE HIGH-K THIN FILMS...

J. NANO-ELECTRON. PHYS. 5, 03002 (2013)

1015 eV−1 cm−2. The obtained value of D0 can be minimized further by annealing these CeO2 films at higher annealing temperatures. The dependence of the dielectric constant of the deposited films on the measurement frequency is shown in figure 5. It is observed that the dielectric constant decreases with increase in the measurement frequency [11]. This decrease in k value due to the fact that, the dielectric constant is the function of capacitance and capacitance is the function of measurement frequency.

4. CONCLUSIONS

The FTIR spectra clearly show the presence of the CeO2 film, deposited by sol-gel spin coating technique in the range of 500-800 cm−1. The XRD shows the crystalline structure of deposited CeO2 films. The Dit value results in slight leakage in current but that can be controlled with annealing films at higher temperature. We have determined dielectric constant of 16.22 and EOT of 1.62 nm for the deposited CeO2 film with 1:1.5 mole ratios. Therefore, based on the aforementioned properties, like higher dielectric constant, the desired structural and compositional properties, the deposited CeO2 thin film with 1:1.5 mole ratio of cerium chloride heptahydrate citric acid can be a promising alternative high-k gate dielectric layer to replace conventional SiO2 for advanced gate stack in advanced HK/MG stack technology.

ACKNOWLEDGEMENT

A. G. Khairnar is thankful to CSIR New Delhi, India for providing senior research fellowship for carrying out this work (vide File No. 09/728(0029)/2012-EMR-I). The financial support from University Grants Commission (UGC), New Delhi, India, vide F. No. 36-181/2008(SR) is greatly acknowledged.

REFERENCES

4. Chris Auth, Mark Buehler, Annalisa Cappellani, Chi-hing Choi, Gary Ding, Weimin Han, Subhash Joshi, Brian McIntyre, Matt Prince, Pushkar Ranade, Justin Sandford, Christopher Thomas, Intel Techn. J. 12 (2) 77 (2008).
17. Aniruddha Panda, PhD thesis “Preparation and characterization of mesoporous CeO2-ZrO2 nanopowders using dodecylamine and sodium dodecyl sulfate as surfactant”, Department of Chemistry National Institute of Technology Rourkela, Orissa.